Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature  

 IP Products
   Embedded Processors
   Interfaces & Peripherals
          Peripherals
          PCI
          PCI Express
          Memory Controllers
          USB
          PCMCIA
          Ethernet
          I2C
          CAN
          PowerPC Bus
          HyperTransport
          RapidIO
          SerialLite
          Additional Functions
          Consortiums
          Literature
   DSP
   Communications
  
 About IP
      Designing with IP
      Evaluate and Download IP
      IP Certifications
      System Design
      Request IP
  
 IP Industry Partners
      About AMPP Program
      AMPP Core Partners
  

H16450S

from CAST, Inc.

Request Free Evaluation



AMPP Approved
OpenCore Support



Features

  • UART runs all existing 16450 software
  • Fully synchronous design — all inputs and outputs are based on the rising edge of clock
  • Standard asynchronous communication bits (start, stop, and parity) can be added to or deleted from the serial data
  • Transmit, receive, line status, and data set interrupts are controlled independently
  • Programmable baud generator divides any input clock by 1 to (216-1) and generates the 16x clock
  • Independent receiver clock input
  • Modem control functions (CTSn, RTSn, DSRn, DTRn, RIn, and DCDn)
  • Fully programmable serial interface
  • False start bit detection
  • Complete status register
  • Internal diagnostic capabilities: loopback controls for communications link fault isolation
  • Full prioritized interrupt system controls
  • VHDL and Verilog versions available

Block Diagram

Figure 1 shows a block diagram of the function.

Figure 1. H16450S Block Diagram

Figure 1. Block diagram for H16450S core

Description

The H16450S is a standard UART and is fully compatible with the Texas Instruments 16450 device. It performs serial-to-parallel conversion on data originating from modems or other serial devices, and parallel-to-serial conversion on data from a CPU to these devices.

The H16450S UART is designed for easy reuse in Altera® FPGA applications, and users can optimize it for several device families with competitive utilization and performance characteristics.

Device Utilization & Performance

Table 1 lists the typical device utilization results for the megafunction.

Table 1. Typical Device Utilization for the Megafunction
Target Device Speed Grade Utilization Performance
fmax
Logic Elements (LEs) Embedded array blocks (EABs) I/O Pins
EPF10K30E -1 418 - 39 86 MHz
EP20K30E -1 433 - 39 91 MHz
EP1K10 -1 418 - 39 90 MHz

Deliverables

  • EDIF netlist
  • Assignment & configuration
  • Symbol file
  • Include file
  • Vectors for testing the functionality (including expected results) of the megafunction
  • Documentation

Contact Information

For additional information, contact:

CAST, Inc.
11 Stonewall Court
Woodcliff Lake, NJ 07677

Tel: (201) 391-8300
Fax: (201) 391-8694
E-mail: info@cast-inc.com
WWW: http://www.cast-inc.com

  Please Give Us Feedback