Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature  

 IP Products
   Embedded Processors
   Interfaces & Peripherals
          Peripherals
          PCI
          PCI Express
          Memory Controllers
          USB
          PCMCIA
          Ethernet
          I2C
          CAN
          PowerPC Bus
          HyperTransport
          RapidIO
          SerialLite
          Additional Functions
          Consortiums
          Literature
   DSP
   Communications
  
 About IP
      Designing with IP
      Evaluate and Download IP
      IP Certifications
      System Design
      Request IP
  
 IP Industry Partners
      About AMPP Program
      AMPP Core Partners
  

H8250

from CAST, Inc.

Request Free Evaluation



AMPP Approved
OpenCore Support
SOPC Builder Ready



Features

  • Capable of running all existing 8250 software
  • Adds or deletes standard asynchronous communication bits (start, stop, and parity) to or from the serial data
  • Independently controlled transmit, receive, line status, and data set interrupts
  • Programmable baud generator divides any input clock by 1 (216- 1) and generates the 16x clock
  • Independent receiver clock input
  • Modem control functions (CTSn, RTSn, DSRn, DTRn, RIn, and DCDn)
  • Fully programmable serial interface
  • False start bit detection
  • Complete status register
  • Internal diagnostic capabilities: loopback controls for communications link fault isolation
  • Full prioritized interrupt system controls

Block Diagram

Figure 1 shows a block diagram of the function.

Figure 1: Block Diagram

Figure 1. Block diagram for H8250 core

Description

The H8250 is a standard universal asynchronous receiver/transmitter (UART) providing 100% software compatibility with the popular Intel 8250 device. It performs serial-to-parallel conversion on data originating from modems or other serial devices, and performs parallel-to-serial conversion on data from a CPU to these devices.

Developed for easy reuse in Altera® FPGA applications, the H8250 is available with several device families and optimized with competitive utilization and performance characteristics.

Device Utilization & Performance

Table 1 lists the typical device utilization results for the megafunction.

Table 1. Typical Device Utilization for the Megafunction
Target Device Speed Grade Utilization Performance
(fmax)
Logic Elements (LEs) Embedded array blocks (EABs) I/O Pins
EPF10K30E -1 405 - 40 126 MHz
EP20K30E -1 403 - 40 141 MHz
EP1K10 -1 405 - 40 126 MHz

Deliverables

  • EDIF netlist
  • Assignment & configuration
  • Symbol file
  • Include file
  • Vectors for testing the functionality of the megafunction including expected results
  • Documentation

Contact Information

For additional information, contact CAST. Inc. at:

CAST, Inc.
11 Stonewall Court
Woodcliff Lake, NJ 07677
USA
Phone: +1 (845) 353-6160
Fax: +1 (845) 727-7607
E-mail: OpenCore@cast-inc.com
WWW: http://www.cast-inc.com

  Please Give Us Feedback