Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature

IP Products    Embedded Processors    Interfaces & Peripherals           Peripherals           PCI           PCI Express           Memory Controllers           USB           PCMCIA           Ethernet           I2C           CAN           PowerPC Bus           HyperTransport           RapidIO           SerialLite           Additional Functions           Consortiums           Literature    DSP    Communications     About IP       Designing with IP       Evaluate and Download IP       IP Certifications       System Design       Request IP     IP Industry Partners       About AMPP Program       AMPP Core Partners

Home > Products > Intellectual Property > Interfaces & Peripherals > Peripherals > Smart Card Reader Print This Page Subscribe to Email Smart Card Reader from CAST, Inc. Features ISO/IEC 7816-3:1997(E) and EMV’96 3.1.1 specifications support Advanced peripheral bus (APB) slave interface for easy integration with AMBA™-based host systems Extensive interrupt support Adjustable clock rate and bit (baud) rate Complete smart card session performance Configurable automatic byte repetition Asynchronous T=0 and T=1 protocol support Adjustable first-in first-outs (FIFOs) for receive and transmit buffers (up to 128 characters) with threshold Automatic convention detection Adjustable activation, reset, guard time and timeout timers Synchronous card and any other non-ISO 7816 or non-EMV’96 card support Fully-synchronous design suitable for scan-based testing Available in synthesizable VHDL source code Block Diagram Figure 1 shows the block diagram for the smart card reader megafunction. Description The smart card reader (SCR) is a communication controller that performs data transmission between the superior system and the smart card. The controller performs a complete smart card session, including: card activation, card deactivation, cold/warm reset, answer to reset (ATR) response reception, and data transfers. The SCR-APB core consists of the SCR core and the AMBA APB slave interface wrapper. The SCR-APB is fully under control of an APB master. Table 1 lists the typical device utilization results for the megafunction. Table 1. Typical Device Utilization for the Megafunction Device Speed Grade Utilization Performance (fMAX) Parameter Setting Logic Elements (1) Memory Cyclone™ EP1C6 -7 765 2 M4Ks 140 MHz Contact CAST Stratix® EP1S10 -7 765 2 M512s 131 MHz Contact CAST Stratix II EP2S15 -4 692 2 M512s 203 MHz Contact CAST Note to Table 1: The Logic Element count for Stratix II devices is based on the number of adaptive look-up tables (ALUTs) used for the design as reported by the Quartus®  II software. Contact Information For additional information, contact CAST, Inc. at: CAST, Inc. 11 Stonewall Court Woodcliff Lake, NJ 07677, USA Phone: +1 (201) 391-8300 Fax: +1 (201) 391-8694 Email: info@cast-inc.com URL: http://www.cast-inc.com    Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Devices | Design Software | Intellectual Property | Design Services | Dev. Kits/Cables | Literature  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation