SD/MMC SPI Core
Features
-
Supports MultiMedia Card (MMC) and Secure Digital (SD) card in serial peripheral interface (SPI) mode
-
Variable data rate up to 20 Mbps
-
Hardware assisted cyclic redundancy check (CRC) calculation
-
Low-level hardware abstraction layer (HAL) drivers included
-
Windows utility for raw data read/write access on PC platform
-
Includes prototyping adapter for Altera® and El Camino Nios® II development boards
-
Optional file allocation tables FAT12/FAT16 stand-alone Nios II file system
Block Diagram
Figure 1. Block Diagram of the Function
Description
The SD/MMC SPI core with Altera Avalon® bus interface allows the designer to easily connect SOPC Builder systems to standard MMC and SD card flash-based memory devices. The MMC and SD cards are universal, low-cost data storage and communication media widely used in consumer products such as digital cameras and cellular phones. The SD/MMC SPI core is fully compliant with SOPC Builder and integrates easily into any SOPC Builder-generated system.
For the Nios II processor, El Camino provides low-level driver routines for the SD/MMC SPI core. The drivers provide universal access routines for MMC and SD memory devices, eliminating the need for additional low-level code to read or write raw data from or to the SD/MMC cards.
Device Utilization and Performance
Table 1 lists the typical device utilization results for the megafunction.
Deliverables
-
SOPC Builder-ready IP core in VHDL (source code or encrypted netlist)
-
Low-level software drivers for initialization, read and write access (C source code or pre-compiled library)
-
Prototyping adapter for Altera and El Camino Nios II prototyping boards
-
Optional FAT12/FAT16 file system (C source code or pre-compiled library)
Contact Information
For additional information, contact El Camino GmbH at:
El Camino GmbH
Landshuter Str. 1
D-84048 Mainburg
Germany
Tel: +49 (0) 8751-8787-0
Fax: +49 (0) 8751-842876
Email: info@elca.de
URL: www.elcamino.de
|
Literature
> 
