Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature  

 IP Products
   Embedded Processors
   Interfaces & Peripherals
          Peripherals
          PCI
          PCI Express
          Memory Controllers
          USB
          PCMCIA
          Ethernet
          I2C
          CAN
          PowerPC Bus
          HyperTransport
          RapidIO
          SerialLite
          Additional Functions
          Consortiums
          Literature
   DSP
   Communications
  
 About IP
      Designing with IP
      Evaluate and Download IP
      IP Certifications
      System Design
      Request IP
  
 IP Industry Partners
      About AMPP Program
      AMPP Core Partners
  

UART

from Eureka Technology Inc.

View Literature
Request Free Evaluation



AMPP Approved
OpenCore Support
DSP Builder Ready



Features

  • Functionally compatible with 16550
  • Supports character (16450) and first-in first-out (FIFO) (16550) mode operations
  • Designed and optimized for programmable logic device (PLD) and ASIC implementation
  • Synchronous design with edge-triggered flip-flops based on system clock input
  • 16-byte FIFO for transmitter and receiver reduces the number of interrupt to the central processing unit (CPU)
  • Independently controls transmit, receive, line status, and data set interrupts
  • Synchronous input sampling timed by internal receiver clock
  • Modem control functions (CTS, RTS, DSR, DTR, RI, and DCD)
  • False start bit detection
  • Complete status reporting capabilities
  • Generates and detects line breaks
  • Internal loopback

Block Diagram

Figure 1 shows the block diagram for the UART megafunction.

Figure 1. Block Diagram

Block Diagram for the UART megafunction

Description

The UART performs serial-to-parallel conversion on data received from a peripheral device or a modem, and parallel-to-serial conversion on data received from the CPU. The EP600 device supports both character mode (16450) and FIFO mode (16550) operations. Default operation is in the character mode so that when it powers up, the universal asynchronous receiver/transmitter (UART) is compatible with the 16450. When the FIFO mode is activated, it allows 16 bytes of data to be stored to receive or transmit data.

This megafunction is available in Altera hardware description language (AHDL), Verilog, VHDL, and netlist format. Megafunction sizes vary with features and customization. Eureka Technology can customize designs according to specific user requirements. Please contact Eureka Technology or visit the Eureka Technology web site for a complete data sheet.

Device Utilization Example

Table 1 shows the typical device utilization results for the megafunction.

Table 1. Typical Device Utilization for the Megafunction
Device Speed Grade Utilization Performance
(fMAX)
Parameter Setting
Logic Cells EABs (1)
FLEX
APEX
ACEX
  850 0 33 MHz Contact
Eureka Technology

Note:

  1. EABs = Embedded array blocks

Contact Information

For additional information, contact Eureka Technology, Inc. at:

Eureka Technology, Inc.
4962 El Camino Real
Suite 108
Los Altos, CA 94022
Tel. (650) 960-3800
Fax (650) 960-3805
E-mail: info@eurekatech.com
WWW: http://www.eurekatech.com

  Please Give Us Feedback