Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature  

 IP Products
   Embedded Processors
   Interfaces & Peripherals
          Peripherals
          PCI
          PCI Express
          Memory Controllers
          USB
          PCMCIA
          Ethernet
          I2C
          CAN
          PowerPC Bus
          HyperTransport
          RapidIO
          SerialLite
          Additional Functions
          Consortiums
          Literature
   DSP
   Communications
  
 About IP
      Designing with IP
      Evaluate and Download IP
      IP Certifications
      System Design
      Request IP
  
 IP Industry Partners
      About AMPP Program
      AMPP Core Partners
  

PowerPC Bus Slave

from Eureka Technology Inc.

View Literature
Request Free Evaluation



AMPP Approved
OpenCore Support
SOPC Builder Ready



Features

  • Compatible with all PowerPC bus architectures
  • Interfaces with synchronous random access memory (SRAM), synchronous burst SRAM (SBRAM), FLASH, and user local buses
  • Supports data bursting with standard asynchronous SRAM
  • Supports address pipelining and separate address and data tenure

Block Diagram

Figure 1 shows the block diagram for the PowerPC Bus slave megafunction.

Figure 1. Block Diagram

Figure 1. Block Diagram

Description

The PowerPC bus slave megafunction is a multi-function interface between the PowerPC bus and user devices such as asynchronous SRAM, synchronous burst SRAM, FLASH, and user local buses. Together with the PowerPC bus master, PowerPC bus arbiter, and peripheral component interconnect (PCI) host bridge megafunctions, this megafunction provides the complete system function logic function of a PowerPC-based system.

To maximize system performance, the megafunction supports advanced features of the PowerPC bus such as address pipelining, address retry, bus parking, and separate arbitration for the address and data buses. The megafunction also supports both single beat and burst data transfer, and it allows address pipelining with two outstanding memory accesses.

The megafunction is available in Altera Hardware Description Language (AHDL), Verilog HDL, VHDL, and netlist format. Megafunction sizes vary with customization and feature changes. Contact Eureka Technology for a logic cell count that is based on user specifications.

Device Utilization Example

Table 1 lists the typical device utilization results for the megafunction.

Table 1. Typical Device Utilization for the Megafunction
Device Speed Grade Utilization Performance
(fMAX)
Parameter Setting
Logic Cells EABs (1)
EPF10K10 -3 170 0 50 MHz 32-bit data, pipelined, back-end burst, and two memory spaces
EPF6016 -2 170 - 50 MHz

Note:

  1. EABs = Embedded array blocks

Contact Information

For additional information, you can contact Eureka Technology, Inc. at:

Eureka Technology, Inc.
4962 El Camino Real
Suite 108
Los Altos, CA 94022
Tel. (650) 960-3800
Fax (650) 960-3805
E-mail: info@eurekatech.com
WWW: http://www.eurekatech.com

  Please Give Us Feedback