FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

IFI USB On the Go Function Controller

Home > Products > Intellectual Property > Interfaces & Peripherals > USB > IFI USB On the Go Function Controller

from IFI

View Literature
Request Free Evaluation



AMPP Approved
OpenCore Plus Support
SOPC Builder Ready



Features

  • Compliant to USB Specification 2.0
  • Compliant to the On-The-Go Supplement 1.2
  • Automatic retry after error
  • Automatic NAK handling
  • Automatic data toggle handling
  • Automatic packet building/decoding
  • Resume/Suspend/RemoteWakeup-support
  • Support of Control/Bulk/Interrupt/Isochronous transfers
  • FIFO size, transfer type, direction configurable at run-time
  • Fully synchronous design
  • Optimized for Altera FPGA's
  • Configurable by SOPC builder
    • Number of Pipes
    • DoubleBuffering feature
    • Scalable (overall) memory size and location
  • Transfers up to 480 MBit/s
  • Fully compliant to UTMI+ specification 1.0
  • Fully compliant to the ULPI specification 1.1
  • Up to 31 endpoints
  • SessionRequestProtocol support according to the On-The-Go supplement
  • Hardware scheduling support asynchronous/isochronous transfers
  • Supports high-bandwidth(mult)-transfers for interrupt/isochronous endpoints
  • Can operate as Device or Host
  • HostNegotiationProtocol support according to the On-The-Go supplemen
  • NIOS Interface

Description

  • High Performance USB2 Highspeed OTG
  • Easily integrated into Nios II systems using SOPC Builder
  • Avalon interface for Nios II processor
  • Royalty free
  • Verified on Nios II development boards
  • Evaluation version available
  • Reference software included

Block Diagram

Figure1: IFI USB2 Highspeed OTG block diagram

IFI USB2 Highspeed OTG block diagram

 

Table 1. Typical Device Utilization for the Megafunction

Target Device Speed Grade Utilization Performance
(fMAX)
Parameter Settings
LEs (1) M9K
Cyclone II -6 7500 4 160 MHz 4 pipes
Cyclone III -6 7500 2 250 MHz 4 pipes
Stratix II -3 5300 4 400 MHz 4 pipes
Stratix III -2 5300 2 400 MHz 4 pipes

Note:

  1. The logic element (LE) count for Stratix II devices is based on the number of adaptive look-up tables (ALUTs) used for the design as reported by the Quartus® II software.

Contact Information

For additional information, contact:

Ingenieurbüro Für IC-Technologie

Kleiner Weg 3
97877 Wertheim
Germany

Tel: +49/9342/96080
Fax: +49/9342/5382
E-mail: ifi@ifi-pld.de
URL: www.ifi-pld.de

Rate This Page


  • IP & Reference Designs
    • All Intellectual Property
    • All Reference Designs
    • Bridges & Adapters
      • Memory Mapped
      • Streaming
    • DSP
      • Filters & Transforms
      • Error Detection/Correction
      • Modulation & Demodulation
      • Video & Image Processing
    • Embedded Processors
      • Nios II
        • Processor Cores
          • Fast CPU
          • Economy CPU
          • Standard CPU
        • Benefits
          • Low Cost
          • High Performance
          • Long Life Cycle
          • Flexibility
        • Software Tools
          • Nios II IDE
          • Nios II C2H Compiler
          • Software
        • Development Kits
        • End Markets
        • Customer Successes
        • Literature
      • 32/16-Bit Microprocessors
      • 8/4-Bit Microprocessors
    • Interface Protocols
      • Communications
      • Ethernet
      • High Speed
      • PCI
      • Serial
      • Audio & Video
    • Memory Controllers
      • DMA
      • Flash
      • On-Chip
      • SDRAM
      • SRAM
    • Peripherals
      • Debug & Performance
      • Display
      • Microcontroller Peripherals
      • Multiprocessor Coord.
  • About IP
    • Designing with IP
      • IP Base Suite
    • Evaluate and Download IP
    • IP Certifications
    • System Design
    • Request IP
  • IP Partners
    • About AMPP Program
    • List of IP Partners
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates