Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature

IP Products    Embedded Processors    Interfaces & Peripherals           Peripherals           PCI           PCI Express           Memory Controllers           USB           PCMCIA           Ethernet           I2C           CAN           PowerPC Bus           HyperTransport           RapidIO           SerialLite           Additional Functions           Consortiums           Literature    DSP    Communications     About IP       Designing with IP       Evaluate and Download IP       IP Certifications       System Design       Request IP     IP Industry Partners       About AMPP Program       AMPP Core Partners

Home > Products > Intellectual Property > Interfaces & Peripherals > USB > USB Function Controller Print This Page Subscribe to Email USB Function Controller from SLS Features Verilog implementation on register transfer level (RTL) Original RTL version of core support for both full speed (12 Mbps) and low speed (1.5 Mbps) Core will perform all USB enumeration in hardware All interfaces are architected as FIFO-based models Cyclical redundancy check (CRC) generation and checking Physical layer interface AvalonTM interconnect compliant Netlist configuration (3 endpoints) Control Endpoint Bulk IN Endpoint Bulk OUT Endpoint Original RTL version of core is configurable for up to 15 additional IN or OUT endpoints with configurable endpoint direction and FIFO buffer for each endpoint Optimized for use with Altera® Nios® embedded processor Description The SLSUSBFSFCV1 USB Function Controller from System Level Solutions is an implementation of the USB core as a netlist for Altera devices. The SLSUSBFSFCV1 core provides a USB function controller that is designed to comply with the USB1.1 specification for full speed (12 Mbps) functions. The core configuration used to generate this netlist has three endpoints                - Control Endpoint                - Bulk IN Endpoint                - Bulk OUT Endpoint The original RTL version of the core is user configurable for up to 15 IN endpoints and for up to 15 OUT endpoints in addition to Endpoint 0. These additional endpoints can be individually configurable for bulk/interrupt or isochronous transfers. Each endpoint requires a FIFO buffer to be associated with it. Block Diagram Click for Larger View Table 1. Typical Device Utilization for the Megafunction Supported Family Device Tested IOBs (1) Utilization Performance (fMAX) Parameter Settings Logic Elements Memory Cyclone™ EP1C20F400C7 - 842 - 48 MHz Contact SLS Note: IOBs = I/O buffers Deliverables Technical OpenCore® evaluation package Core source code  Technical documentation Test bench Information on core deliverables and verification Marketing Customer presentation Contact Information For additional information, contact: System Level Solutions India Pvt. Ltd. 9/A, Radhakrishna Colony, Mangalpura Road (Near Ganesh Crossing) Anand -388001 Gujarat, India or System Level Solutions 14708 White Cloud Court  Morgan Hill, CA 95037 USA Tel: +910-26920-264661 Email: info@slscorp.com URL: http://www.slscorp.com Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Devices | Design Software | Intellectual Property | Design Services | Dev. Kits/Cables | Literature  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation