FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Freescale V1 ColdFire Processor

Home > Products > Intellectual Property > Embedded Processors > 32/16-Bit Microprocessors > Freescale V1 ColdFire Processor

from Freescale

AMPP Approved
SOPC Builder Ready



Freescale   

Features

  • 100 percent instruction set compatible to all ColdFire family processors
  • Supported by all existing ColdFire software ecosystems, including operating systems and tools
  • 1-pin background debug mode (BDM), real-time debug (RTD) support, works with existing ColdFire debugging tools
  • Optimized for the Altera® Cyclone® III FPGAs
  • SOPC Builder compatible
  • $0 licensing fee and $0 royalty for the core
  • Commercial support available
  • Fully synthesizable core
  • Variable length RISC 16-bit, 32-bit, and 48-bit instructions
  • 16 user-accessible, 32-bit wide general-purpose registers
  • 32-bit data bus with 24-bit address bus supporting 16-MB linear addressing
  • Independent, decoupled pipelines
  • 2-stage instruction fetch pipeline (IFP)
  • 2-stage operand execution pipeline (OEP)
  • FIFO instruction buffer provides decoupling

Block Diagram

V1 ColdFire Core Block Diagram

Description

The small-footprint V1 ColdFire core is designed for entry-level, 32-bit applications. It is designed to enhance system utilization resulting in the low power consumption, while giving more than ten times the performance of an 8-bit MCU. 

The FPGA implementation of the V1 ColdFire core on Cyclone III FPGAs extends the ColdFire advantage to a new dimension. You can now create custom MCUs on demand, providing a unique way to add product differentiation. Because the V1 ColdFire core is 100 percent instruction set compatible with other ColdFire processors, newly created MCUs can reuse application code of its predecessors, saving development time.

Free of charge, the V1 ColdFire core is licensed exclusively by IPextreme. Delivered as an encrypted, SOPC Builder tool-compatible intellectual property (IP) core, you can combine the processor core with other embedded peripherals to create custom, exact-fit MCUs using the Quartus® II software (includes the SOPC Builder tool). The ecosystem-compatible debug core ensures that you can use all the familiar standard ColdFire development tools to create applications, including Freescale’s CodeWarrior and IAR’s Workbench for ColdFire development tools.

Contact  Information

  • IPextreme (Sales)
  • V1 ColdFire Brochure
  • Freescale (V1 ColdFire Core)
  • Press Releases
Rate This Page


  • IP & Reference Designs
    • All Intellectual Property
    • All Reference Designs
    • Bridges & Adapters
      • Memory Mapped
      • Streaming
    • DSP
      • Filters & Transforms
      • Error Detection/Correction
      • Modulation & Demodulation
      • Video & Image Processing
    • Embedded Processors
      • Nios II
        • Processor Cores
          • Fast CPU
          • Economy CPU
          • Standard CPU
        • Benefits
          • Low Cost
          • High Performance
          • Long Life Cycle
          • Flexibility
        • Software Tools
          • Nios II IDE
          • Nios II C2H Compiler
          • Software
        • Development Kits
        • End Markets
        • Customer Successes
        • Literature
      • 32/16-Bit Microprocessors
      • 8/4-Bit Microprocessors
    • Interface Protocols
      • Communications
      • Ethernet
      • High Speed
      • PCI
      • Serial
      • Audio & Video
    • Memory Controllers
      • DMA
      • Flash
      • On-Chip
      • SDRAM
      • SRAM
    • Peripherals
      • Debug & Performance
      • Display
      • Microcontroller Peripherals
      • Multiprocessor Coord.
  • About IP
    • Designing with IP
      • IP Base Suite
    • Evaluate and Download IP
    • IP Certifications
    • System Design
    • Request IP
  • IP Partners
    • About AMPP Program
    • List of IP Partners
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates