FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Nios II Processor: The World's Most Versatile Embedded Processor

Home > Products > Intellectual Property > Embedded Processors > Nios II

Related Links

  • What's New
  • View Nios II Online Demos Now
  • Get Nios II Processor Support

Nios II Processor: The World's Mpst Versatile Embedded Processor

Features

  • Family of 3 configurable 32-bit embedded processors for Altera® FPGAs and HardCopy® SICs
    • Fast (/f core): optimized for highest performance, optional memory management unit (MMU), or memory protection unit (MPU)
    • Economy (/e core): optimized for smallest size
    • Standard (/s core): balances performance and size
  • All support
    • Up to 256 custom instructions
    • Up to 4 tightly-coupled memories (TCM)
    • Configurable debug core
    • C2H compiler to convert ANSI C algorithms to hardware accelerators
  • SOPC Builder-ready intellectual property (IP) core
  • Rich portfolio of embedded peripheral cores (timer, UART, direct memory access (DMA), Ethernet, etc.)
  • Complete embedded development suite (compiler, debugger, Integrated Development Environment (IDE), drivers, hardware abstraction layer (HAL))
  • Low-cost IP license; no-cost evaluation

Download the latest Nios II processor performance benchmarks data sheet.

See what's new in the latest release.

Broad Embedded Software Tools Support

Everything you need to develop robust software applications is provided for you in the Nios II Embedded Design Suite (EDS). You'll feel right at home with the Eclipse-based Nios II Build Tools for Eclipse and a full range of software and operating system support provided by Altera and our partners. Need to boost performance? No problem. You can quickly accelerate your ANSI C application using the Nios II C-to-Hardware (C2H) Acceleration Compiler.

Get Started Now

Start your design today with Nios II processors.

  • Learn about Altera's Embedded Processing Solutions
  • Download Nios II literature
  • Take advantage of Nios II training resources
  • Download the Nios II EDS (and the free Quartus® II Web Edition software)
  • Jump-start your embedded designs with Nios II development kits
  • Accelerate time-critical software functions with the Nios II C2H Compiler
  • Visit the embedded user community and interact with other Nios II designers
Rate This Page


  • IP & Reference Designs
    • All Intellectual Property
    • All Reference Designs
    • Bridges & Adapters
      • Memory Mapped
      • Streaming
    • DSP
      • Filters & Transforms
      • Error Detection/Correction
      • Modulation & Demodulation
      • Video & Image Processing
    • Embedded Processors
      • Nios II
        • Processor Cores
          • Fast CPU
          • Economy CPU
          • Standard CPU
        • Benefits
          • Low Cost
          • High Performance
          • Long Life Cycle
          • Flexibility
        • Software Tools
          • Nios II IDE
          • Nios II C2H Compiler
          • Software
        • Development Kits
        • End Markets
        • Literature
      • 32/16-Bit Microprocessors
      • 8/4-Bit Microprocessors
    • Interface Protocols
      • Communications
      • Ethernet
      • High Speed
      • PCI
      • Serial
      • Audio & Video
    • Memory Controllers
      • DMA
      • Flash
      • On-Chip
      • SDRAM
      • SRAM
    • Peripherals
      • Debug & Performance
      • Display
      • Microcontroller Peripherals
      • Multiprocessor Coord.
  • About IP
    • Designing with IP
    • IP Base Suite
    • IP Certifications
    • System Design Resources
    • Request IP
  • Downloads
    • Download and Evaluate IP
  • IP Partners
    • About AMPP Program
    • List of IP Partners
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates