Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature  

 Products
      Overview
   Quartus II
      Quartus II Web Edition
   SOPC Builder
   DSP Builder
      ModelSim-Altera
   Legacy Software
  
 Device Design Flows
      FPGA
      CPLD
      Structured ASIC
  
 Switching to Quartus II
      MAX+PLUS II Users
      ASIC Users
  
 Partners
   EDA Partners
          EDA Partner Programs
          Design Entry Software
          Synthesis Software
          Board Level Software
          Verification Software
      System Level Software
  
 Ordering & Downloading
      Ordering
      Downloading
      Licensing
  

EDA ACCESS Partner Profiles: Agility

Overview

The partnership between Agility and Altera has resulted in a co-design and high-level language design solutions for high-density PLDs such as Cyclone® and Stratix®  FPGAs. These design solutions are also optimal for the Nios® embedded soft-core processor.

System-level EDA products from Agility provide tools to optimize system performance and cost, while reducing design time by as much as 50 percent. The development flow with Altera enables you to implement the design using the C programming language or hardware description language (HDL), and elevates the system partitioning and verification process to the beginning stages of the development cycle. This allows you to:

  • Analyze hardware and software trade-offs
  • Explore the design space coupled with super-fast simulation speeds
  • Find the optimal hardware and software partition and repartition the design at any stage
  • Integrate hardware and software components
  • Perform co-verification
  • Generate optimized hardware representations of the design or optimized register transfer level (RTL) from the C programming language to feed logic synthesis tools automatically

The Agility design environment is embodied in the DK Design Suite. Based on Agility's unrivaled expertise in high-level language synthesis, the DK Design Suite can synthesize optimized EDIF for Altera® devices from C-based descriptions or generate optimized RTL to feed logic synthesis flows.

Tools

Table 1 lists design tools supporting Altera devices.

Table 1. Design Tools Supporting Altera Devices
Design Flow

Tool Name

Comments
System Level
High Level Design Tools

DK Design Suite

The Agility DK Design Suite consists of a single design environment that combines the flexibility of higher-level language design techniques with the capabilities of a powerful system-level co-design and co-verification. The DK Design Suite can synthesize optimized EDIF for Altera devices from C-based descriptions or generate optimized RTL to feed logic synthesis flows.
Synthesis
Synthesis

DK Design Suite

See the DK Design Suite description above.

Contact Information

For additional information, contact Agility at:

Agility Design Solutions, Inc.
1076A East Meadow Circle
Palo Alto, CA 94303
United States
Tel: (650) 846-2555
Tel: (888) 228-2549
Fax: (650) 846-2557

URL: http://www.agilityds.com

  Please Give Us Feedback