Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature  

 Products
      Overview
   Quartus II
      Quartus II Web Edition
   SOPC Builder
   DSP Builder
      ModelSim-Altera
   Legacy Software
  
 Device Design Flows
      FPGA
      CPLD
      Structured ASIC
  
 Switching to Quartus II
      MAX+PLUS II Users
      ASIC Users
  
 Partners
   EDA Partners
          EDA Partner Programs
          Design Entry Software
          Synthesis Software
          Board Level Software
          Verification Software
      System Level Software
  
 Ordering & Downloading
      Ordering
      Downloading
      Licensing
  

EDA ACCESS Partner Profiles: Fish Tail

Fish Tail logo

Overview

Founded in 2002, FishTail Design Automation has set its sights on tackling the difficult problem of precise constraints on chip timing—the area where the success or failure of a design is ultimately determined.  The company’s patented technology improves chip implementation by automatically identifying exceptions to single-cycle clocking from register transfer level (RTL) descriptions early in the design cycle. For the first time, designers will have detailed accurate timing constraint information to drive downstream tools such as virtual prototyping, synthesis, and place and route. The result is lower-cost, lower-power devices in less design time and with less risk.

Tools

Table 1 lists FishTail's Design tools supporting Altera® devices.

Table 1. Design Tools Supporting Altera Devices 
Design Flow Tool Name Comments
Synthesis
Synthesis Focus

FishTail's FocusTM product solves the time-consuming problem of poor device implementation results because of missing or incorrect timing exceptions, and formally identifies false and multi-cycle paths early in the design cycle before prototyping and logic synthesis. In addition, Focus also generates assertions that justify why a false-path or multi-cycle path definition is correct. Using only the synthesizable description and clock definitions, Focus automatically generates the timing exceptions for the design in standard SDC file format for use by downstream implementation tools.

Contact Information

For additional information, contact FishTail at:

FishTail Design Automation, Inc.
One Centerpointe Drive, Suite 116
Lake Oswego, OR 97035
503-598-2210
Email: info@fishtail-da.com

  Please Give Us Feedback