Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature

Logic Design    Quartus II Subscription Edition       Quartus II Web Edition       ModelSim-Altera       What's New     DSP Design       DSP Builder     Getting Started       FPGAs & CPLDs       HardCopy ASIC     Switching to Quartus II       ASIC Users       MAX+PLUS II Users     Partners       EDA Partners       System Level Software     Ordering & Downloading       Ordering       Downloading       Licensing

Home > Products > Design Software > EDA Partners > System-Level Software Print This Page Subscribe to Email System-Level Software System-level software supports the following: Hardware/software partitioning and co-simulation (see Table 1) Device partitioning (see Table 2) System-level software (see Table 3) Table 1. Hardware/Software Partitioning and Co-Simulation EDA Vendor Tool Name Description Celoxica Nexus PDK System-level co-verification Impulse Accelerated Technologies Impulse C CoDeveloper C language development system Mentor Graphics® Platform Express Capture and verification tool Seamless Hardware/software co-verification Nucleus Real-time operating system System Architect Performance modeling Architecture Hardware/software software exploration and partitioning Synopsys CoCentric System Studio SystemC design Verification tool suite CoCentric Fixed-Point Algorithmic design tool DesignWare SystemC Libraries System-On-A-Chip (SOC) design library ModelSource 3000 Device modeling Saber Mixed signal behavioral simulator Table 2. Device Partitioning EDA Vendor Tool Name Description Celoxica DK Design Suite System-level co-design Co-verification Implementation for C, C++, and Handel-C Mentor Graphics XRAY Debugging Debugging Synplicity Certify ASIC prototyping with multi-FPGAs Table 3. System Level Software EDA Vendor Tool Name Description Aldec Active HDL VHDL Verilog C/C++ EDIF Celoxica DK design suite System-level co-design Co-verification Implementation for C, C++, and Handel-C Impulse Accelerated Technologies Impulse C CoBuilder ANSI C translator Mentor Graphics HDL Designer Series HDL environment managing complexity of FPGA design Visual Elite High-level C/C++ SystemC functional modeling and verification SynaptiCAD TestBencher Pro Graphical testbench generator Synopsys DesignWare Library Intellectual property (IP) library Module Compiler Datapath compiler Related Links Third-Party EDA Tools, listed by design flow Third-Party EDA Tools, listed alphabetically Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Devices | Design Software | Intellectual Property | Design Services | Dev. Kits/Cables | Literature  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation