Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature

Products       Overview    Quartus II       Quartus II Web Edition    SOPC Builder    DSP Builder       ModelSim-Altera    Legacy Software     Device Design Flows       FPGA       CPLD       Structured ASIC     Switching to Quartus II       MAX+PLUS II Users       ASIC Users     Partners    EDA Partners           EDA Partner Programs           Design Entry Software           Synthesis Software           Board Level Software           Verification Software       System Level Software     Ordering & Downloading       Ordering       Downloading       Licensing

Home > Products > Design Software > EDA Partners > EDA ACCESS Partner Profiles: SynaptiCAD Print This Page Subscribe to Email EDA ACCESS Partner Profiles: SynaptiCAD Overview Tools  Contact Information Overview SynaptiCAD offers a complete line of HDL and timing visualization tools for Altera® devices: TestBencher Pro generates VHDL, Verilog, and C++ test benches from graphical timing diagrams Timing Diagrammer Pro is the industry’s most advanced timing diagram editor VeriLogger Pro is a Verilog simulator with graphical stimulus generation WaveFormer Pro is an FPGA design tool with an interactive HDL simulator Tools Table 1 lists design tools supporting Altera devices. Table 1. Design Tools Supporting Altera Devices Design Flow Tool Name Comments System Level High Level Design Tools TestBencher Pro TestBencher Pro is a graphical test bench generator that reduces the time required to create and maintain test benches. Design Entry Design Entry & Rule Check TestBencher Pro See description of Test Bencher Pro above WaveFormer Pro WaveFormer Pro enables the designer to automatically determine critical paths, verify timing margins, adjust for reconvergent fan-out effects, and perform "what if" analysis to determine optimum clock speed. Timing Diagrammer Pro Timing Diagrammer Pro has a modeless drawing and editing environment; delays, setups, and holds for performing timing analysis; time markers; seven graphical waveform states; virtual and group buses; and clocks with formulas. VeriLogger Pro VeriLogger Pro is a complete design and verification environment for ASIC and FPGA designers. Verification Simulation and Timing Analysis VeriLogger Pro See VeriLogger Pro description above TestBencher Pro See TestBencher Pro description above WaveFormer Pro See WaveFormer Pro description above Timing Diagrammer Pro See Timing Diagrammer Pro above Contact Information For additional information, contact Donna Mitchell at: SynaptiCAD 520 Prices Fork Rd #C4 Blacksburg VA 24060 USA Tel. 540-953-3390 E-mail: sales@syncad.com   URL: www.syncad.com Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Devices | Design Software | Intellectual Property | Design Services | Dev. Kits/Cables | Literature  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation