FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

DSP Builder

Home > Products > Design Software > DSP Builder

Next Steps

  • Download Software
  • License Software
  • Request Software DVD
  • Get Training

Buy Now

  • Buy Software
  • Purchase Dev Kits
  • Buy Cables

Support

  • Get Software Support
  • View Knowledge Database
  • Use Troubleshooter
  • Join the Altera Forum

Documentation

  • Get Literature
  • Get Email Updates
  • Get Product Catalog (PDF)

The MathWorks logo

DSP Builder technology allows you to go from system definition/simulation using the industry-standard The MathWorks/Simulink tools to system implementation in a matter of minutes.

The DSP Builder Signal Compiler block reads Simulink Model Files (.mdl) that are built using DSP Builder and MegaCore® blocks and generates VHDL files and tool command language (Tcl) scripts for synthesis, hardware implementation, and simulation.

The DSP design implementation flow using DSP Builder is shown in Figure 1.

Fig 1. DSP Builder Design Flow

Fig 1. Digital Signal Processing (DSP) Design Flow
View Full Size

Altera and The Mathworks work in close collaboration to ensure that you get the price/performance benefits of Altera® FPGAs while leveraging Simulink, the industry-leading tool for model-based design from The MathWorks.

Altera's Simulink-to-FPGA synthesis technology is unique in the industry in that it now supports timing-driven synthesis of a Simulink design representation.

This technology allows you for the first time to automatically generate timing-optimized register transfer level (RTL) code based on high-level Simulink design descriptions. With this new DSP Builder feature, you can achieve high-performance design implementations, running at near-peak FPGA performance, in a matter of minutes. This is a significant productivity savings compared to the hours, if not days, required to hand-optimize HDL code. For more information, view advanced blockset DSP Builder libraries.

A full overview of DSP intellectual property (IP) that works in conjunction with DSP Builder and the IP evaluation flow is available on the Altera IP MegaStoreTM website.

What People are Saying About Altera DSP

“DSP Builder’s second-generation model-based synthesis technology allows customers to use Simulink as the modeling, simulation, and implementation environment of choice for high-performance DSP designs. This technology allows designers to vastly improve their productivity as they implement DSP functionality on Altera’s FPGAs.”

Ken Karnofsky
Marketing Director, Digital Signal Processing and Communications
The MathWorks

Digital Signal Processing Documents

  • DSP Builder User Guide (PDF)
  • DSP Builder Reference Manual (PDF)
  • DSP Builder Advanced Blockset User Guide (PDF)
  • DSP Builder Advanced Blockset Reference Manual (PDF)
  • DSP Design Flow Guide (PDF)
  • DSP Builder Release Notes and Errata (PDF)
  • Version History and Software Requirements

Related Digital Signal Processing Links

  • Download DSP Builder
  • The MathWorks: MATLAB and Simulink Product Evaluation for Use with Altera DSP Builder
  • DSP Builder Design Examples
  • DSP Literature
Rate This Page


  • Logic Design
    • Quartus II Subscription Edition
      • Design Entry & Synthesis
      • Verification & Board Level
      • Optimization
    • Quartus II Web Edition
    • ModelSim-Altera
    • What's New
  • DSP Design
    • DSP Builder
  • Getting Started
    • FPGAs & CPLDs
    • HardCopy ASIC
  • Switching to Quartus II
    • ASIC Users
    • Xilinx ISE Users
    • MAX+PLUS II Users
  • Partners
    • EDA Partners
  • Ordering & Downloading
    • Ordering
    • Downloading
    • Licensing
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates