Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature

Products       Overview    Quartus II           What's New           Getting Started           Performance           Design Features           Synthesis Features           Place & Route Features        Verification Features           OS Support           Multi-Processor Support           Memory Requirements        Questions & Answers           Literature       Quartus II Web Edition    SOPC Builder    DSP Builder       ModelSim-Altera    Legacy Software     Device Design Flows       FPGA       CPLD       Structured ASIC     Switching to Quartus II       MAX+PLUS II Users       ASIC Users     Partners    EDA Partners       System Level Software     Ordering & Downloading       Ordering       Downloading       Licensing

Home > Products > Design Software > Quartus II > Memory Requirements Print This Page Subscribe to Email Quartus II Memory Requirements Using advanced place-and-route algorithms, Quartus® II software offers some of the lowest memory requirements in the industry. For 90-nm device families and earlier, please see the Quartus II readme file for memory requirements. Many factors impact memory requirements, including device utilization and timing constraints. Table 1. Stratix® III L FPGA Memory Requirements   Windows UNIX/Linux 32-Bit 64-Bit 32-Bit 64-Bit Device Typical Peak Typical Peak Typical Peak Typical Peak EP3S50 1.0 GB 1.5 GB 1.5 GB 2.0 GB 1.0 GB 1.5 GB 1.5 GB 2.0 GB EP3S70 1.0 GB 1.5 GB 1.5 GB 2.0 GB 1.0 GB 1.5 GB 1.5 GB 2.0 GB EP3S110 1.5 GB 2.0 GB 2.0 GB 3.0 GB 1.5 GB 2.0 GB 2.0 GB 3.0 GB EP3S150 1.5 GB 2.0 GB 2.0 GB 3.0 GB 1.5 GB 2.0 GB 2.0 GB 3.0 GB EP3S200 2.0 GB 3.0 GB 3.0 GB 4.0 GB 2.0 GB 3.0 GB 3.0 GB 4.0 GB EP3S260 3.0 GB 4.0 GB 4.0 GB 6.0 GB 3.0 GB 4.0 GB 4.0 GB 6.0 GB EP3S340 3.5 GB 4.0 GB (1) 5.0 GB 8.0 GB 3.5 GB 4.0 GB (1) 5.0 GB 8.0 GB Table 2. Cyclone® III FPGA Memory Requirements   Windows UNIX/Linux 32-Bit 64-Bit 32-Bit 64-Bit Device Typical Peak Typical Peak Typical Peak Typical Peak EP3C5 256 MB 384 MB 384 MB 512 MB 256 MB 384 MB 384 MB 512 MB EP3C10 256 MB 384 MB 384 MB 512 MB 256 MB 384 MB 384 MB 512 MB EP3C16 256 MB 384 MB 384 MB 512 MB 256 MB 384 MB 384 MB 512 MB EP3C25 384 MB 512 GB 512 MB 768 MB 384 MB 512 GB 512 MB 768 MB EP3C40 512 MB 768 MB 512 MB 1.0 GB 512 MB 768 MB 512 MB 1.0 GB EP3C55 768 MB 1.0 GB 1.0 GB 1.5 GB 768 MB 1.0 GB 1.0 GB 1.5 GB EP3C80 768 MB 1.0 GB 1.0 GB 1.5 GB 768 MB 1.0 GB 1.0 GB 1.5 GB EP3C120 1.0 GB 1.5 GB 1.5 GB 2.0 GB 1.0 GB 1.5 GB 1.5 GB 2.0 GB Note: Full or very complex EP3SL340 device designs may require a 64-bit version of the Quartus II software. Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Devices | Design Software | Intellectual Property | Design Services | Dev. Kits/Cables | Literature  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation