FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Design Entry and Synthesis

Home > Products > Design Software > Quartus II Subscription Edition > Design Entry & Synthesis

Next Steps

  • Download Software
  • License Software
  • Request Software DVD
  • Get Training

Buy Now

  • Buy Software
  • Purchase Dev Kits
  • Buy Cables

Support

  • Get Software Support
  • View Knowledge Database
  • Use Troubleshooter
  • Join the Altera Forum

Documentation

  • Get Literature
  • Get Handbook (PDF)
  • Get Email Updates
  • Get Product Catalog (PDF)

Quartus® II design software delivers the highest productivity and performance for Altera® FPGAs, CPLDs, and HardCopy® ASICs, and offers numerous design features to accelerate the design process:

  • Design Entry
  • Scripting Support
  • Incremental Compilation: Initial Setup
  • SOPC Builder
  • MegaWizard® Plug-In Manager
  • I/O Pin Assignment Analysis
  • Quartus II Integrated Synthesis
  • Rapid Recompile
  • Third-Party Design Entry and Synthesis
  • Basic Compilation Flow

To view the following videos, please use IE version 6.0 or later.

Design Entry

View Video

  • Quartus II software supports various methods of design entry including VHDL, Verilog, schematic design, block editor, and third-party netlist
  • Tutorials are available to guide and help you get started in your design

View Video Training Support Handbook (PDF)


Scripting Support

View Video

  • Allows you to run the Quartus II software synthesis, place-and-route, timing analysis, and programming modules independently from the command line
  • Provides easy-to-use tool command language (Tcl) interface

View Video Training Support Handbook (PDF)


Incremental Compilation: Initial Setup

View Video

  • Offers most productive incremental design methodology for high-density FPGAs
  • Reduces design compilation times up to 70 percent
  • Supports both top-down and bottom-up team-based design and delivers faster compilation times for design iterations
  • Requires setup at beginning of design process

View Video Training  Support Handbook (PDF)


SOPC Builder

View Video 
  • Allows you to rapidly and easily build and evaluate embedded systems
  • Integrates off-the-shelf intellectual property (IP) from Altera or Altera Megafunction Partner Program (AMPPSM) partners
  • Enables you to create your own reusable custom components
  • Generates HDL to build an interconnect fabric optimized for the requirements of each system

View Video View Webcast Training Support Handbook (PDF)


MegaWizard Plug-In Manager

  • Parameterizes and instantiates IP functions easily
  • Reduces design entry time
  • Improves design performance
  • Serves as companion to the library of parameterized modules (PDF) functions included with Quartus II software
  • Is compatible with AMPP partner IP megafunctions

I/O Pin Assignment Analysis

View Video

  • Allows up-front I/O pin assignment and validation
  • Enables PCB layout to begin earlier in the design process
  • Allows you to change and validate pin assignments at any time
  • Makes it easy to allocate and manage pin assignments

View Video Training  Support Handbook (PDF)


Quartus II Integrated Synthesis

Quartus II software includes a comprehensive integrated synthesis solution and advanced integration with leading third-party synthesis software vendors. Quartus II integrated synthesis includes advanced synthesis options and compiler directives (attributes) to guide the synthesis process to achieve optimal results. The incremental synthesis feature in Quartus II software gives you more control over design changes and improves synthesis compilation times for incremental changes.


Rapid Recompile

For a small design change (ECO) after a full compile, Rapid Recompile maximizes your productivity by reducing your compilation time by 50 percent, on average, and improves design timing preservation. Small design changes typically work well within a module such as adding a register, changing I/O locations, or rewiring SignalTap® II probes. Use Rapid Recompile for making small design changes when your timing requirements are met or simply to get faster compilation.


Third-Party Design Entry and Synthesis

With Quartus II software, you can use a variety of third-party design entry and synthesis tools. Altera works closely with third-party companies that provide HDL synthesis, system-level co-design, and physical synthesis to ensure that you can take advantage of the latest synthesis tools and methodologies. A complete listing of third-party EDA vendors that support Altera devices is available on the EDA Partners web page.


Basic Compilation Flow

View Video

  • Processes the design files with synthesis, fitter, assembler, and timing analysis modules
  • Offers tutorials to guide and help you get started in your design
  • Provides changeable fitter effort and setting
  • Allows assignment setting for resources
  • Generates programming file for downloading to devices

View Video Training Support Handbook (PDF)

Rate This Page


  • Logic Design
    • Quartus II Subscription Edition
      • Design Entry & Synthesis
      • Verification & Board Level
      • Optimization
    • Quartus II Web Edition
    • ModelSim-Altera
    • What's New
  • DSP Design
    • DSP Builder
  • Getting Started
    • FPGAs & CPLDs
    • HardCopy ASIC
  • Switching to Quartus II
    • ASIC Users
    • Xilinx ISE Users
    • MAX+PLUS II Users
  • Partners
    • EDA Partners
  • Ordering & Downloading
    • Ordering
    • Downloading
    • Licensing
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates