FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Optimization

Home > Products > Design Software > Quartus II Subscription Edition > Optimization

Next Steps

  • Download Software
  • License Software
  • Request Software DVD
  • Get Training

Buy Now

  • Buy Software
  • Purchase Dev Kits
  • Buy Cables

Support

  • Get Software Support
  • View Knowledge Database
  • Use Troubleshooter
  • Join the Altera Forum

Documentation

  • Get Literature
  • Get Handbook (PDF)
  • Get Email Updates
  • Get Product Catalog (PDF)

Quartus® II design software delivers the highest productivity and performance for FPGAs, CPLDs, and HardCopy® ASICs and offers numerous optimization features to enhance the design process:

  • Incremental Compile: Optimization
  • Physical Synthesis
  • Design Space Explorer
  • Optimization Advisor

To view the following videos, please use IE version 6.0 or later.

Incremental Compile: Optimization

View Video

  • Provides most productive incremental design methodology for high-density FPGAs
  • Reduces design compilation times up to 70 percent
  • Improves timing closure by allowing you to target design optimization
  • Preserves performance in partitions by leaving them untouched
  • Offers easy-to-use, industry-first feature

View Video Training Support  Handbook (PDF)


Physical Synthesis

Quartus II software includes physical synthesis optimization technology. Quartus II physical synthesis options are applied during the fitting stage of the compilation process and can be applied regardless of the synthesis tool used.

Support Handbook (PDF)


Design Space Explorer

View Video

  • Use in the late phases of your design to automatically sweep multiple options to close timing or reduce power consumption
  • Fully configurable to maximize design performance or area
  • Seeks out the optimum settings for a given design
  • Can be set to run for a few hours or a few days depending on your needs

View Video Training Support  Handbook (PDF)


Optimization Advisor

View Video

  • Provides you with design-specific advice for optimizing timing performance and resource usage
  • Includes recommendations based on your current project settings and assignments

View Video Training Support Handbook (PDF)

Rate This Page


  • Logic Design
    • Quartus II Subscription Edition
      • Design Entry & Synthesis
      • Verification & Board Level
      • Optimization
    • Quartus II Web Edition
    • ModelSim-Altera
    • What's New
  • DSP Design
    • DSP Builder
  • Getting Started
    • FPGAs & CPLDs
    • HardCopy ASIC
  • Switching to Quartus II
    • ASIC Users
    • Xilinx ISE Users
    • MAX+PLUS II Users
  • Partners
    • EDA Partners
  • Ordering & Downloading
    • Ordering
    • Downloading
    • Licensing
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates