FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:


Home > Search Altera
 
Advanced Search    Search Tips
Got questions? Get answers at Altera Forum.
Results for 'arria_gx_ki'   Powered by Google
Results 1 - 5 of about 5.
Sort by date / Sort by relevance
1 Error: Pin <pin name> cannot have a calibrated on-chip termination ...
Error: Pin <pin name> cannot have a calibrated on-chip termination user assignment.
www.altera.com/support/kdb/solutions/rd03052008_418.html - 27k - 2008-07-22 -
Source: Altera
2 Error: Pin <pin name> cannot have a calibrated on-chip termination
Error: Pin <pin name> cannot have a calibrated on-chip termination.
www.altera.com/support/kdb/solutions/rd03182008_736.html - 27k - 2008-05-13 -
Source: Altera
3 Is the on-chip biasing network of the REFCLK input pin in Altera ...
Is the on-chip biasing network of the REFCLK input pin in Altera transceiver
based devices enabled before or during device configuration?

www.altera.com/support/kdb/solutions/rd01262009_423.html - 28k - 2009-03-04 -
Source: Altera
4 What is the minimum number of DLL clock cycles required during an ...
What is the minimum number of DLL clock cycles required during an SDRAM refresh
cycle for Stratix, Stratix GX, Stratix II, Stratix II GX, HardCopy, HardCopy II ...

www.altera.com/support/kdb/solutions/rd11292007_918.html - 27k - 2009-03-19 -
Source: Altera
5 Arria GX Device Handbook: Known Issues
Arria GX Device Handbook: Known Issues.
www.altera.com/support/kdb/solutions/rd09232008_841.html - 28k - 2009-05-29 -
Source: Altera

Learn more about Altera's user communities and rules


 
Advanced Search    Search Tips


  • Self Diagnostic Tools
    • Troubleshooters
    • Usage Guidelines
    • Optimization Advisor

     

     

     

     

    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates