|
|
| Advanced Search Search Tips |
 |
| Results for 'classic timing analyzer' in Knowledge Database |  |
|
| Results 1 - 10 of about 89. |
|
|
| 1 | Why does the Quartus® II classic timing analyzer report 'none' ... ... Analysis. Problem. Why does the Quartus® II classic timing analyzer report 'none' for the fMAX of a clock signal? Solution. Under ... www.altera.com/support/kdb/solutions/rd01032000_747.html - 29k - 2005-09-01 - Source: Altera |
| 2 | Why do the Classic Timing Analyzer I/O timing reports use the ... ... Problem. Why do the Classic Timing Analyzer I/O timing reports use the input clock instead of the internal clock feeding the I/O registers? Solution. ... www.altera.com/support/kdb/solutions/rd01042007_401.html - 28k - 2007-03-08 - Source: Altera |
| 3 | Can I rerun the Classic Timing Analyzer without performing a full ... ... Problem. Can I rerun the Classic Timing Analyzer without performing a full compilation when I change the speed grade of my device? Solution. ... www.altera.com/support/kdb/solutions/rd01152007_888.html - 28k - 2007-02-23 - Source: Altera |
| 4 | Why does the classic timing analyzer ignore Clock Setup ... ... Problem. Why does the classic timing analyzer ignore Clock Setup Uncertainty or Clock Hold Uncertainty assignments? Solution. The ... www.altera.com/support/kdb/solutions/rd12082004_3377.html - 28k - 2006-02-09 - Source: Altera |
| 5 | How do I change recovery and removal timing requirements when ... ... Analysis. Problem. How do I change recovery and removal timing requirements when using the Quartus II Classic Timing Analyzer? Solution. ... www.altera.com/support/kdb/solutions/rd05312007_9.html - 27k - 2007-05-31 - Source: Altera |
| 6 | Does the Quartus II software optimize I/O paths with an Input ... ... Problem. Does the Quartus II software optimize I/O paths with an Input Minimum Delay when I enable the Classic Timing Analyzer? Solution. ... www.altera.com/support/kdb/solutions/rd02062007_605.html - 27k - 2007-03-01 - Source: Altera |
| 7 | How can I find timing information on a specific pin/path in a ... ... You can report the timing information for pins or registered paths in the Quartus II Classic Timing Analyzer report using a report timing command as described ... www.altera.com/support/kdb/solutions/rd11172005_613.html - 29k - 2006-02-09 - Source: Altera |
| 8 | Does the Quartus II®software include package delays during timing ... ... analyzer. For example, the CELL delay for an input pin feeding a register is reported as follows by the Classic Timing Analyzer: ... www.altera.com/support/kdb/solutions/rd10202005_139.html - 28k - 2005-11-07 - Source: Altera |
| 9 | What set_false_path assignments should I apply to the DCFIFO ... ... If you use the Quartus II Classic Timing Analyzer, the false paths are applied automatically for the DCFIFO megafunction. Feedback. ... www.altera.com/support/kdb/solutions/rd12032007_130.html - 28k - 2008-01-08 - Source: Altera |
| 10 | Why does my ALTDDIO_OUT output pin appear in the "Unconstrained I ... ... Problem. Why does my ALTDDIO_OUT output pin appear in the "Unconstrained I/O Path" report when I use the output delay assignment in the classic timing analyzer? ... www.altera.com/support/kdb/solutions/rd09152006_608.html - 28k - 2006-10-03 - Source: Altera |
| Learn more about Altera's user communities and rules |
|
|
|
| Advanced Search Search Tips |
