All Webcasts and Videos | |
| Next 10 >> | |
|
Reducing Design, Manufacturing, and Debug Costs with Cyclone V FPGAs View this webcast to see an integration example of a low-cost and high-functionality Cyclone V FPGA system and to learn how you can reduce system costs. David Olsen, Product Marketing Manager, MTS, Low-Cost Products, Altera Corporation |
|
Mitigating Soft Errors in DRAM Through Error Correction Code on SoC FPGAs This webcast looks at how mitigating soft errors through error correction code (ECC) can improve your embedded designs. Hans Spanjaart, Sr. Technical Marketing Manager |
|
Reduce System Cost by Removing External Compensation Components with Stratix V FPGAs We know improving your systems performance and design productivity are of critical importance to you. We also know that seeing is believing, which is why you will want to watch this short demonstration of how our 28-nm Stratix V FPGA can provide you with the lowest jitter and bit error rate. In addition, you will see how system cost and power are reduced by removing external compensation components. Salman Jiva, Technical Manager, High-End FPGAs |
|
Optimizing 10-Gbps Backplane Performance on Stratix V FPGAs Watch this video to see how you can use the Transceiver Signal Integrity Development Kit, Stratix® V GX Edition and Transceiver Toolkit in Quartus II software to evaluate Stratix V FPGA transceiver performance. You'll see a 10GBASE-KR backplane demo, Transceiver Toolkit in action, and the eye opening after the receiver equalization. Salman Jiva, Technical Manager, High-End FPGAs |
|
Arria V FPGA Sneak Peek: Transceiver Operation at 6.375 Gbps and 10.3125 Gbps Arria® V devices provide the perfect balance of cost and performance while delivering the lowest total power. Watch this exciting demo of the Arria V FPGA’s transceiver outstanding performance running at 6.375 Gbps and 10.3125 Gbps. Thiam Sin Lai, Sr. Manager Component & Software Applications Engineering |
|
Implementing FPGA Design with OpenCL – A Future Look Watch this webcast to find out about a new technology for FPGAs called OpenCL. You'll learn about the market drivers and embedded technology enablers, the benefits of using FPGAs as hardware accelators, and how OpenCL fits in an FPGA-based design environment. Jordon Inkeles, Sr. Manager, Software and DSP |
|
Introducing the User-Customizable ARM-Based SoC FPGA Watch this webcast to learn more about Altera’s ARM-based SoC FPGAs. See how the Arria V and Cyclone V SoC FPGAs give you the performance benefits and power and cost savings of hard logic, with the flexibility and time-to-market benefits of programmable logic – all in a single device. Bob Garrett, Sr. Marketing Manager, Embedded Products |
|
Optimize Your 28-nm FPGA Design for Maximum Performance Watch this webcast to see how you can optimize your 28-nm FPGA design to maximize your system performance. You’ll find out about our 28-nm architecture innovations, the design optimization techniques, and the Quartus II software automated optimization tool. Juwayriyah Hussain, Low-Cost and Mid-Range Product Manager |
|
Put 1080p High-Definition Analytics into Your IP Camera Watch this video to learn how you can put 1080p high-definition analytics in your IP camera for real-time detection. Learn how using full HD video at full video frame rate gives you greater accuracy, more detail, and the ability to perform in-camera analytics on complex scenes not possible with any other solution. Bob Siller, Applications Engineer |
|
Jump-Start Software Development with the SoC FPGA Virtual Target Watch this 7-minute video to find out how you can start software development with the Altera® SoC FPGA Virtual Target. You’ll see how you can get better visibility and control for debugging, do statistical and trend-based performance analysis, and use industry-standard tools to develop and debug your design. Stephen Lim, Product Manager |
| Next 10 >> | |
