SERDES Framer Interface Level 5 (SFI-5) Protocol
The SERDES Framer Interface Level 5 (SFI-5) is a chip-to-chip and chip-to-module protocol that targets 40-Gbps applications. The standard is intended to support up to 50 Gbps of throughput to account for 25 percent overhead and could also be combined into multiple instances to achieve 100 Gbps of aggregate bandwidth.
The interface can be used for a connection between an optical transport node (OTN ) or SONET/SDH Framer and a forward error correction (FEC) device; an OTN or SONET/SDH Framer and an external SERDES; or from an FEC device and an external SERDES. Figures 1 and 2 show typical examples of SFI-5 applications.
Figure 1. 40-Gbps SFI-5 Transponder/Regenerator Cards
View Full Size
Notes:
- OC-768 = optical channel
- OTN Rx = optical transport node receiver
- FEC = forward error correction
- EFEC = enhanced forward error correction
- O/H = overhead
Figure 2. 40-Gbps SFI-5 Mux Application
View Full Size
Altera’s Stratix® IV GX and Stratix II GX FPGAs support the SFI-5 interface in 40-Gbps Framer, FEC, and bridging applications. The Stratix II GX family includes devices that have been hardware tested to verify support of SFI-5, and embed up to 20 high-speed serial transceiver channels that can operate at the 2.488-Gbps to 3.125-Gbps rate necessary for SFI-5. Stratix IV GX FPGAs are available with up to 48 transceiver channels that can operate in the 2.488-Gbps to 3.125-Gbps range.
Contact your local Altera® sales representative for more information on SFI-5 or 40-Gbps Framer and FEC solutions.
Related Links
Specification
Devices
|
Literature
> 
