Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs

CPLDs       MAX II       MAX 3000A       MAX 7000     FPGAs       Cyclone III       Cyclone II       Cyclone       Stratix III       Stratix II/Stratix II GX       Stratix/Stratix GX       Arria GX     Structured ASICs       HardCopy II       HardCopy Stratix       HardCopy APEX 20K     Downloads       Device Pin-Outs       Gerber Files       IBIS Models    BSDL/BST       PCB Symbols     Configuration/Programming    Configuration    Programming    Programming Tools     Power    Power Management       Early Power Estimators       Certified Power Solutions     I/O       I/O Specifications       Hot Socketing     PLL & Clock Management       Overview       PLL Basics       Using PLLs in Software       Jitter Information       Clock Networks       Glossary     Packaging & Board Design       Specification       Thermal Resistance       Sockets and Layout       Manufacturing     Quality & Reliability       MSL Calculator       Certifications    Environmental       PCNs & Advisories    Reports       Single Event Upset     Failure Analysis       Overview       Capabilities

Home > Support > Devices > Board Design Guidelines Solution Center Print This Page Subscribe to Email Board Design Guidelines Solution Center The Board Design Guidelines Solution Center provides you with board design-related resources for Altera® devices. Its goal is to help you implement successful high-speed PCBs that integrate device(s) and other elements. Signal Integrity Signal Integrity Center Board Design Guidelines Board Design Guidelines (PDF) chapter of the Stratix® II Device Handbook On-Chip Termination Update for Stratix & Stratix GX Devices AN 315: Guidelines for Designing High-Speed FPGA PCBs (PDF) AN 224: High-Speed Board Layout Guideline (PDF) AN 156: Using General-Purpose PLLs with APEX® II Devices (PDF) AN 131: Using General Purpose PLLs in Mercury™ Devices (PDF) AN 115: Using the ClockLock® & ClockBoost® PLL Features in APEX Devices (PDF) AN 75: High-Speed Board Designs (PDF) Development Kits Altera Development Kits Partner Development Boards Hot-Socketing & Power Sequencing On-Chip Hot-Socketing & Power-Sequencing Support in Altera Devices Hot-Socketing, ESD & Power-On Reset (PDF) chapter of the Stratix II Device Handbook Hot-Socketing, ESD & Power-On Reset (PDF) chapter of the Cyclone™ II Device Handbook Hot-Socketing & Power-On Reset in MAX® II Devices (PDF) chapter of the MAX II Device Handbook Reliability Operation & Testing Reliability Report (PDF) Simulation Tools & IBIS Models IBIS Models Power Management Tools Timing & Power Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Knowledge Database | Devices | Design Software | Intellectual Property | Design Examples | mySupport | Reference Designs  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation