Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs

CPLDs       MAX II       MAX 3000A       MAX 7000     FPGAs       Cyclone III       Cyclone II       Cyclone       Stratix III       Stratix II/Stratix II GX       Stratix/Stratix GX       Arria GX     Structured ASICs       HardCopy II       HardCopy Stratix       HardCopy APEX 20K     Downloads       Device Pin-Outs       Gerber Files       IBIS Models    BSDL/BST           IEEE 1149.1           IEEE 1532       PCB Symbols     Configuration/Programming    Configuration    Programming    Programming Tools     Power    Power Management       Early Power Estimators       Certified Power Solutions     I/O       I/O Specifications       Hot Socketing     PLL & Clock Management       Overview       PLL Basics       Using PLLs in Software       Jitter Information       Clock Networks       Glossary     Packaging & Board Design       Specification       Thermal Resistance       Sockets and Layout       Manufacturing     Quality & Reliability       MSL Calculator       Certifications    Environmental       PCNs & Advisories    Reports       Single Event Upset     Failure Analysis       Overview       Capabilities

Home > Support > Devices > BSDL/BST > IEEE 1149.1 Print This Page Subscribe to Email IEEE 1491.1 BSDL Files Table 1 lists boundary-scan description language (BSDL) files by Altera® device family. You can use these BSDL files for pre-configuration boundary-scan test (BST). For post-configuration BSDL files, please refer to the BSDL Customizer tool on the Altera BSDL Support page. You can use the BSDL file regardless of the device speed, grade, or temperature. Table 1. IEEE 1149.1-Compliant BSDL Files Device Type Device Family Part Number Prefix CPLDs MAX® II EPM MAX 3000 EPM3 MAX 7000 EPM7 FPGAs Cyclone® III EP3C Cyclone II EP2C Cyclone EP1C Stratix® III EP3S Stratix® II EP2S Stratix® EP1S Stratix II GX EP2SGX Stratix GX EP1SGX ArriaTM GX EP1AGX Structured ASICs HardCopy® II HC2 HardCopy Stratix HC1S HardCopy APEXTM 20K HC20K Configuration Devices Enhanced Configuration Device EPC Mature Devices APEX II EP2A APEX 20K EP20K MercuryTM EP1M FLEX 10K® EPF10K ACEX® EP1K FLEX® 6000 EPF6 FLEX 8000 EPF8  MAX 9000 EPM9 FLASHlogic EPX7/EPX8 Excalibur™ EPXA If you have any questions or concerns about the contents of these files, visit Altera's mySupport website. Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Knowledge Database | Devices | Design Software | Intellectual Property | Design Examples | mySupport | Reference Designs  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation