Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs

CPLDs       MAX II       MAX 3000A       MAX 7000     FPGAs       Cyclone III       Cyclone II       Cyclone       Stratix III       Stratix II/Stratix II GX       Stratix/Stratix GX       Arria GX     Structured ASICs       HardCopy II       HardCopy Stratix       HardCopy APEX 20K     Downloads       Device Pin-Outs       Gerber Files       IBIS Models    BSDL/BST           IEEE 1149.1           IEEE 1532       PCB Symbols     Configuration/Programming    Configuration    Programming    Programming Tools     Power    Power Management       Early Power Estimators       Certified Power Solutions     I/O       I/O Specifications       Hot Socketing     PLL & Clock Management       Overview       PLL Basics       Using PLLs in Software       Jitter Information       Clock Networks       Glossary     Packaging & Board Design       Specification       Thermal Resistance       Sockets and Layout       Manufacturing     Quality & Reliability       MSL Calculator       Certifications    Environmental       PCNs & Advisories    Reports       Single Event Upset     Failure Analysis       Overview       Capabilities

Home > Support > Devices > BSDL/BST > IEEE 1532 Print This Page Subscribe to Email IEEE 1532 BSDL Files You can browse boundary-scan description language (BSDL) files by Altera® device family. You can use these BSDL files for pre-configuration boundary-scan test (BST). For post-configuration BSDL files, please refer to BSDLCustomizer. You can use the same BSDL file regardless of speed grade or temperature. You will need an IEEE 1532 BSDL file (programming algorithm) and an in-system configurable (ISC) file (programming data) to execute in-system programmability (ISP). Methods of generating the ISC file can be obtained from the Quartus® II Handbook. Table 1. IEEE 1532-Compliant BSDL Files Device Type Device Family Part Number Prefix Configuration Devices Enhanced Configuration Device EPC CPLDs MAX® 3000 EPM3 MAX 7000 EPM7 For enhanced configuration (EPC) devices , the ISC file can be generated by using svf2isc script. The script and user guide are avalaible in the following zip file: svf2isc (zip file) If you have any questions or concerns about the contents of these files, visit Altera's mySupport. Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Knowledge Database | Devices | Design Software | Intellectual Property | Design Examples | mySupport | Reference Designs  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation