FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:
Download

Cyclone III Device Family BSDL Files

Home > Support > Devices > BSDL/BST > Cyclone III BSDL Files


Browse boundary-scan description language (BSDL) files by specific devices and choose the appropriate device package. You can use the same BSDL file regardless of speed grade or temperature. For UBGA packages, you should use the same BSDL files as the FBGA packages.

IEEE 1149.1 Compliant Cyclone III BSDL Files (1)
DevicePackageFile CodeVersion
EP3C10 144-pin EQFP EP3C10E144 1.02
164-pin MBGA EP3C10M164 1.02
256-pin FineLine BGA EP3C10F256 1.02
EP3C120 484-pin FineLine BGA EP3C120F484 1.02
780-pin FineLine BGA EP3C120F780 1.02
EP3C16 144-pin EQFP EP3C16E144 1.02
164-pin MBGA EP3C16M164 1.02
240-pin PQFP EP3C16Q240 1.02
256-pin FineLine BGA EP3C16F256 1.02
484-pin FineLine BGA EP3C16F484 1.02
EP3C25 144-pin EQFP EP3C25E144 1.04
240-pin PQFP EP3C25Q240 1.04
256-pin FineLine BGA EP3C25F256 1.04
324-pin FineLine BGA EP3C25F324 1.04
EP3C40 240-pin PQFP EP3C40Q240 1.02
324-pin FineLine BGA EP3C40F324 1.02
484-pin FineLine BGA EP3C40F484 1.02
780-pin FineLine BGA EP3C40F780 1.02
EP3C5 144-pin EQFP EP3C5E144 1.02
164-pin MBGA EP3C5M164 1.02
256-pin FineLine BGA EP3C5F256 1.02
EP3C55 484-pin FineLine BGA EP3C55F484 1.03
780-pin FineLine BGA EP3C55F780 1.03
EP3C80 484-pin FineLine BGA EP3C80F484 1.02
780-pin FineLine BGA EP3C80F780 1.02
EP3CLS100 484-pin FineLine BGA EP3CLS100F484 New 1.0
780-pin FineLine BGA EP3CLS100F780 New 1.0
EP3CLS150 484-pin FineLine BGA EP3CLS150F484 1.01
780-pin FineLine BGA EP3CLS150F780 1.01
EP3CLS200 484-pin FineLine BGA EP3CLS200F484 1.01
780-pin FineLine BGA EP3CLS200F780 1.01
EP3CLS70 484-pin FineLine BGA EP3CLS70F484 New 1.0
780-pin FineLine BGA EP3CLS70F780 New 1.0

Note to Table:

  (1) The BSDL Files are syntax checked using these tools:
  1. JTAG Technologies
  2. ASSET Intertech - Agilent Technologies
  3. Corelis
  4. Goepel electronic
  5. Temento Systems

Questions or concerns about the contents of these files, can be directed to Altera's mySupport.

For information on boundary-scan testing, refer to the Related Documents links on Altera BSDL Support page.

Rate This Page


  • FPGAs
    • Stratix IV (E, GX, GT)
    • Stratix III
    • Stratix II/Stratix II GX
    • Stratix/Stratix GX
    • Arria II GX
    • Arria GX
    • Cyclone IV (E and GX)
    • Cyclone III
    • Cyclone II
    • Cyclone
  • CPLDs
    • MAX II
    • MAX 3000A
    • MAX 7000
  • ASICs
    • HardCopy IV
    • HardCopy III
    • HardCopy II
    • HardCopy Stratix
    • HardCopy APEX
  • Downloads
    • Device Pin-Outs
    • Gerber Files
    • IBIS Models
    • BSDL/BST
      • IEEE 1149.1
      • IEEE 1149.6
      • IEEE 1532
    • PCB Symbols
    • Schematic Review Worksheets
  • Configuration/Programming
    • Configuration
      • Schemes
        • AP
        • AS
        • FPP
        • JTAG
        • PPA
        • PPS
        • PS
      • Comparison
      • Features
      • Solutions
    • Programming
      • MAX II
      • MAX 3000A
      • MAX 7000
      • Configuration Devices
    • Programming Tools
      • Altera Programming Tools
        • Download Cables
        • Altera Programming Unit
        • Altera Programming SW
      • In-Circuit Testers
        • ICT Vendors
      • Boundary-Scan Tools
        • Vendor Support
      • Third Party
      • IEEE 1532
      • Jam STAPL
        • Embedded Programming
        • Vendor Support
  • Power
    • Power Management
      • Overview
      • Thermal Management
      • Power Supply Integrity
      • Power Supply Regulation
    • Early Power Estimators
    • Certified Power Solutions
  • I/O
    • Features
    • Specifications
    • Hot Socketing
  • PLL & Clock Management
    • Overview
    • PLL Basics
    • Using PLLs in Software
    • Jitter Information
    • Clock Networks
    • Glossary
  • Packaging & Board Design
    • Specification
    • Thermal Resistance
    • Sockets and Layout
    • Manufacturing
  • Quality & Reliability
    • MSL Calculator
    • Certifications
    • Environmental
      • Policy Statement
      • Banned Chemicals
      • REACH
      • RoHS Compliant
        • Alloy Compositions
        • EU Directive Compliance
        • Chinese RoHS
    • PCNs & Advisories
    • Reports
      • Reliability Report
      • Process Technology
      • JEDEC Compliance
    • Single Event Upset
  • Failure Analysis
    • Overview
    • Capabilities
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates