Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs  

 FPGAs
      Stratix IV (E and GX)
      Stratix III
      Stratix II/Stratix II GX
      Stratix/Stratix GX
      Arria GX
      Cyclone III
      Cyclone II
      Cyclone
  
 CPLDs
      MAX II
      MAX 3000A
      MAX 7000
  
 ASICs
      HardCopy III
      HardCopy II
      HardCopy Stratix
      HardCopy APEX 20K
  
 Downloads
      Device Pin-Outs
      Gerber Files
      IBIS Models
   BSDL/BST
          IEEE 1149.1
          IEEE 1532
      PCB Symbols
  
 Configuration/Programming
   Configuration
   Programming
   Programming Tools
  
 Power
   Power Management
      Early Power Estimators
      Certified Power Solutions
  
 I/O
      Features
      Specifications
      Hot Socketing
  
 PLL & Clock Management
      Overview
      PLL Basics
      Using PLLs in Software
      Jitter Information
      Clock Networks
      Glossary
  
 Packaging & Board Design
      Specification
      Thermal Resistance
      Sockets and Layout
      Manufacturing
  
 Quality & Reliability
      MSL Calculator
      Certifications
   Environmental
      PCNs & Advisories
   Reports
      Single Event Upset
  
 Failure Analysis
      Overview
      Capabilities
  

Download

Cyclone III Device Family BSDL Files



Browse boundary-scan description language (BSDL) files by specific devices and choose the appropriate device package. You can use the same BSDL file regardless of speed grade or temperature. For UBGA packages, you should use the same BSDL files as the FBGA packages.

IEEE 1149.1 Compliant Cyclone III BSDL Files (1)
DevicePackageFile CodeVersion
EP3C10 144-pin EQFP EP3C10E144 1.0
164-pin MBGA EP3C10M164 1.0
256-pin FineLine BGA EP3C10F256 1.0
EP3C120 484-pin FineLine BGA EP3C120F484 1.0
780-pin FineLine BGA EP3C120F780 1.0
EP3C16 144-pin EQFP EP3C16E144 1.0
164-pin MBGA EP3C16M164 1.0
240-pin PQFP EP3C16Q240 1.0
256-pin FineLine BGA EP3C16F256 1.0
484-pin FineLine BGA EP3C16F484 1.0
EP3C25 144-pin EQFP EP3C25E144 1.02
240-pin PQFP EP3C25Q240 1.02
256-pin FineLine BGA EP3C25F256 1.02
324-pin FineLine BGA EP3C25F324 1.02
EP3C40 240-pin PQFP EP3C40Q240 1.0
324-pin FineLine BGA EP3C40F324 1.0
484-pin FineLine BGA EP3C40F484 1.0
780-pin FineLine BGA EP3C40F780 1.0
EP3C5 144-pin EQFP EP3C5E144 1.0
164-pin MBGA EP3C5M164 1.0
256-pin FineLine BGA EP3C5F256 1.0
EP3C55 484-pin FineLine BGA EP3C55F484 1.01
780-pin FineLine BGA EP3C55F780 1.01
EP3C80 484-pin FineLine BGA EP3C80F484 1.0
780-pin FineLine BGA EP3C80F780 1.0

Note to Table:

  (1) The BSDL Files are syntax checked using these tools:
  1. JTAG Technologies
  2. ASSET Intertech - Agilent Technologies
  3. Corelis
  4. Goepel electronic
  5. Temento Systems

Questions or concerns about the contents of these files, can be directed to Altera's mySupport.

For information on boundary-scan testing, refer to the Related Documents links on Altera BSDL Support page.

  Please Give Us Feedback