Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs  

 FPGAs
      Stratix IV (E and GX)
      Stratix III
      Stratix II/Stratix II GX
      Stratix/Stratix GX
      Arria GX
      Cyclone III
      Cyclone II
      Cyclone
  
 CPLDs
      MAX II
      MAX 3000A
      MAX 7000
  
 ASICs
      HardCopy III
      HardCopy II
      HardCopy Stratix
      HardCopy APEX 20K
  
 Downloads
      Device Pin-Outs
      Gerber Files
      IBIS Models
   BSDL/BST
          IEEE 1149.1
          IEEE 1532
      PCB Symbols
  
 Configuration/Programming
   Configuration
   Programming
   Programming Tools
  
 Power
   Power Management
      Early Power Estimators
      Certified Power Solutions
  
 I/O
      Features
      Specifications
      Hot Socketing
  
 PLL & Clock Management
      Overview
      PLL Basics
      Using PLLs in Software
      Jitter Information
      Clock Networks
      Glossary
  
 Packaging & Board Design
      Specification
      Thermal Resistance
      Sockets and Layout
      Manufacturing
  
 Quality & Reliability
      MSL Calculator
      Certifications
   Environmental
      PCNs & Advisories
   Reports
      Single Event Upset
  
 Failure Analysis
      Overview
      Capabilities
  

Download

HardCopy Stratix BSDL Files



Browse boundary-scan description language (BSDL) files by specific devices and choose the appropriate device package. The same BSDL file can be used regardless of speed grade or temperature.

Follow these steps to perform a boundary-scan test (BST) on Hardcopy® Stratix® devices:

  1. Download the generic Hardcopy Stratix BSDL file from the Altera® website.
  2. Generate a new BSDL file that is customized to your design by using the BSDLCustomizer tool available at www.altera.com/support/devices/bsdl/bsdl.html.
  3. Before performing BST, make sure that the nCONFIG pin is externally pulled low and that the nSTATUS pin is low.
IEEE 1149.1 Compliant HardCopy Stratix BSDL Files (1)
DevicePackageFile CodeVersion
HC1S25 672-Pin FineLine BGA HC1S25F672 1.01
HC1S30 780-Pin FineLine BGA HC1S30F780 1.00
HC1S40 780-Pin FineLine BGA HC1S40F780 1.00
HC1S60 1020-Pin FineLine BGA HC1S60F1020 1.01
HC1S80 1020-Pin FineLine BGA HC1S80F1020 1.02

Note to Table:

  (1) The BSDL Files are syntax checked using these tools:
  1. JTAG Technologies
  2. ASSET Intertech - Agilent Technologies
  3. Corelis
  4. Goepel electronic
  5. Temento Systems

Questions or concerns about the contents of these files, can be directed to Altera's mySupport.

For information on boundary-scan testing, refer to the Related Documents links on Altera BSDL Support page.

  Please Give Us Feedback