Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Reference Designs   |   Design Examples   |   mySupport

FPGAs       Stratix IV (E and GX)       Stratix III       Stratix II/Stratix II GX       Stratix/Stratix GX       Arria GX       Cyclone III       Cyclone II       Cyclone     CPLDs       MAX II       MAX 3000A       MAX 7000     ASICs       HardCopy III       HardCopy II       HardCopy Stratix       HardCopy APEX 20K     Downloads       Device Pin-Outs       Gerber Files       IBIS Models    BSDL/BST           IEEE 1149.1           IEEE 1532       PCB Symbols     Configuration/Programming    Configuration    Programming    Programming Tools     Power    Power Management       Early Power Estimators       Certified Power Solutions     I/O       Features       Specifications       Hot Socketing     PLL & Clock Management       Overview       PLL Basics       Using PLLs in Software       Jitter Information       Clock Networks       Glossary     Packaging & Board Design       Specification       Thermal Resistance       Sockets and Layout       Manufacturing     Quality & Reliability       MSL Calculator       Certifications    Environmental       PCNs & Advisories    Reports       Single Event Upset     Failure Analysis       Overview       Capabilities

Home > Support > Devices > BSDL/BST > Stratix BSDL Files Print This Page Subscribe to Email Stratix BSDL Files Browse boundary-scan description language (BSDL) files by specific devices and choose the appropriate device package. The same BSDL file can be used regardless of speed grade or temperature. IEEE 1149.1 Compliant Stratix BSDL Files (1) Device Package File Code Version EP1S10 484-Pin FineLine BGA EP1S10F484 3.21 672-pin BGA EP1S10B672 3.21 672-pin FineLine BGA EP1S10F672 3.21 780-pin FineLine BGA EP1S10F780 3.21 EP1S20 484-pin FineLine BGA EP1S20F484 3.01 672-pin BGA EP1S20B672 3.02 672-pin FineLine BGA EP1S20F672 3.02 780-pin FineLine BGA EP1S20F780 3.02 EP1S25 1020-pin FineLine BGA EP1S25F1020 3.02 672-pin BGA EP1S25B672 3.02 672-pin FineLine BGA EP1S25F672 3.02 780-pin FineLine BGA EP1S25F780 3.02 EP1S30 1020-pin FineLine BGA EP1S30F1020 3.02 780-pin FineLine BGA EP1S30F780 3.02 956-pin BGA EP1S30B956 3.02 EP1S40 1020-pin FineLine BGA EP1S40F1020 3.21 1508-pin FineLine BGA EP1S40F1508 3.21 780-pin FineLine BGA EP1S40F780 3.01 956-pin BGA EP1S40B956 3.21 EP1S60 1020-pin FineLine BGA EP1S60F1020 3.02 1508-pin FineLine BGA EP1S60F1508 3.02 956-pin BGA EP1S60B956 3.02 EP1S80 1020-pin FineLine BGA EP1S80F1020 3.11 1508-pin FineLine BGA EP1S80F1508 3.12 956-pin BGA EP1S80B956 3.12 Note to Table:   (1) The BSDL Files are syntax checked using these tools: JTAG Technologies ASSET Intertech - Agilent Technologies Corelis Goepel electronic Temento Systems Questions or concerns about the contents of these files, can be directed to Altera's mySupport. For information on boundary-scan testing, refer to the Related Documents links on Altera BSDL Support page. Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Knowledge Database | Devices | Design Software | Intellectual Property | Reference Designs | Design Examples | mySupport  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation