Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Reference Designs   |   Design Examples   |   mySupport

FPGAs       Stratix IV (E and GX)       Stratix III       Stratix II/Stratix II GX       Stratix/Stratix GX       Arria GX       Cyclone III       Cyclone II       Cyclone     CPLDs       MAX II       MAX 3000A       MAX 7000     ASICs       HardCopy III       HardCopy II       HardCopy Stratix       HardCopy APEX 20K     Downloads       Device Pin-Outs       Gerber Files       IBIS Models    BSDL/BST           IEEE 1149.1           IEEE 1532       PCB Symbols     Configuration/Programming    Configuration    Programming    Programming Tools     Power    Power Management       Early Power Estimators       Certified Power Solutions     I/O       Features       Specifications       Hot Socketing     PLL & Clock Management       Overview       PLL Basics       Using PLLs in Software       Jitter Information       Clock Networks       Glossary     Packaging & Board Design       Specification       Thermal Resistance       Sockets and Layout       Manufacturing     Quality & Reliability       MSL Calculator       Certifications    Environmental       PCNs & Advisories    Reports       Single Event Upset     Failure Analysis       Overview       Capabilities

Home > Support > Devices > BSDL/BST > Stratix II BSDL Files Print This Page Subscribe to Email Stratix II BSDL Files Browse boundary-scan description language (BSDL) files by specific devices and choose the appropriate device package. The same BSDL file can be used regardless of speed grade or temperature. IEEE 1149.1 Compliant Stratix II BSDL Files (1) Device Package File Code Version EP2S130 1020-pin FineLine BGA EP2S130F1020 1.03 1508-pin FineLine BGA EP2S130F1508 1.03 780-pin FineLine BGA EP2S130F780 1.01 EP2S15 484-pin FineLine BGA EP2S15F484 1.03 672-pin FineLine BGA EP2S15F672 1.03 EP2S180 1020-pin FineLine BGA EP2S180F1020 1.04 1508-pin FineLine BGA EP2S180F1508 1.04 EP2S30 484-pin FineLine BGA EP2S30F484 1.03 672-pin FineLine BGA EP2S30F672 1.03 EP2S60 1020-pin FineLine BGA EP2S60F1020 1.06 484-pin FineLine BGA EP2S60F484 1.07 672-pin FineLine BGA EP2S60F672 1.07 EP2S60ES 1020-pin FineLine BGA EP2S60F1020ES 1.02 484-pin FineLine BGA EP2S60F484ES 1.02 672-pin FineLine BGA EP2S60F672ES 1.02 EP2S90 1020-pin FineLine BGA EP2S90F1020 1.03 1508-pin FineLine BGA EP2S90F1508 1.03 484-pin HBGA EP2S90H484 1.01 780-pin FineLine BGA EP2S90F780 1.01 Note to Table:   (1) The BSDL Files are syntax checked using these tools: JTAG Technologies ASSET Intertech - Agilent Technologies Corelis Goepel electronic Temento Systems Questions or concerns about the contents of these files, can be directed to Altera's mySupport. For information on boundary-scan testing, refer to the Related Documents links on Altera BSDL Support page. Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Knowledge Database | Devices | Design Software | Intellectual Property | Reference Designs | Design Examples | mySupport  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation