FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Stratix III BSDL Files

Home > Support > Devices > BSDL/BST > Stratix III BSDL Files
Download


Browse boundary-scan description language (BSDL) files by specific devices and choose the appropriate device package. The same BSDL file can be used regardless of speed grade or temperature.

IEEE 1149.1 Compliant Stratix III BSDL Files (1)
DevicePackageFile CodeVersion
EP3SE110 1152-pin FineLine BGA EP3SE110F1152 1.0
780-pin FineLine BGA EP3SE110F780 1.0
EP3SE260 1152-pin FineLine BGA EP3SE260F1152 1.0
1517-pin FineLine BGA EP3SE260F1517 1.0
780-pin HBGA EP3SE260H780 1.0
EP3SE50 484-pin FineLine BGA EP3SE50F484 1.0
780-pin FineLine BGA EP3SE50F780 1.0
EP3SE80 1152-pin FineLine BGA EP3SE80F1152 1.0
780-pin FineLine BGA EP3SE80F780 1.0
EP3SL110 1152-pin FineLine BGA EP3SL110F1152 1.01
780-pin FineLine BGA EP3SL110F780 1.01
EP3SL150 1152-pin FineLine BGA EP3SL150F1152 1.01
780-pin FineLine BGA EP3SL150F780 1.01
EP3SL200 1152-pin FineLine BGA EP3SL200F1152 1.0
1517-pin FineLine BGA EP3SL200F1517 1.0
780-pin HBGA EP3SL200H780 1.0
EP3SL340 1152-pin HBGA EP3SL340H1152 1.0
1517-pin FineLine BGA EP3SL340F1517 1.0
1760-pin FineLine BGA EP3SL340F1760 1.0
EP3SL50 484-pin FineLine BGA EP3SL50F484 1.0
780-pin FineLine BGA EP3SL50F780 1.0
EP3SL70 484-pin FineLine BGA EP3SL70F484 1.0
780-pin FineLine BGA EP3SL70F780 1.0

Note to Table:

  (1) The BSDL Files are syntax checked using these tools:
  1. JTAG Technologies
  2. ASSET Intertech - Agilent Technologies
  3. Corelis
  4. Goepel electronic
  5. Temento Systems

Questions or concerns about the contents of these files, can be directed to Altera's mySupport.

For information on boundary-scan testing, refer to the Related Documents links on Altera BSDL Support page.

Rate This Page


  • FPGAs
    • Stratix IV (E, GX, GT)
    • Stratix III
    • Stratix II/Stratix II GX
    • Stratix/Stratix GX
    • Arria II GX
    • Arria GX
    • Cyclone IV (E and GX)
    • Cyclone III
    • Cyclone II
    • Cyclone
  • CPLDs
    • MAX II
    • MAX 3000A
    • MAX 7000
  • ASICs
    • HardCopy IV
    • HardCopy III
    • HardCopy II
    • HardCopy Stratix
    • HardCopy APEX
  • Downloads
    • Device Pin-Outs
    • Gerber Files
    • IBIS Models
    • BSDL/BST
      • IEEE 1149.1
      • IEEE 1149.6
      • IEEE 1532
    • PCB Symbols
    • Schematic Review Worksheets
  • Configuration/Programming
    • Configuration
      • Schemes
        • AP
        • AS
        • FPP
        • JTAG
        • PPA
        • PPS
        • PS
      • Comparison
      • Features
      • Solutions
    • Programming
      • MAX II
      • MAX 3000A
      • MAX 7000
      • Configuration Devices
    • Programming Tools
      • Altera Programming Tools
        • Download Cables
        • Altera Programming Unit
        • Altera Programming SW
      • In-Circuit Testers
        • ICT Vendors
      • Boundary-Scan Tools
        • Vendor Support
      • Third Party
      • IEEE 1532
      • Jam STAPL
        • Embedded Programming
        • Vendor Support
  • Power
    • Power Management
      • Overview
      • Thermal Management
      • Power Supply Integrity
      • Power Supply Regulation
    • Early Power Estimators
    • Certified Power Solutions
  • I/O
    • Features
    • Specifications
    • Hot Socketing
  • PLL & Clock Management
    • Overview
    • PLL Basics
    • Using PLLs in Software
    • Jitter Information
    • Clock Networks
    • Glossary
  • Packaging & Board Design
    • Specification
    • Thermal Resistance
    • Sockets and Layout
    • Manufacturing
  • Quality & Reliability
    • MSL Calculator
    • Certifications
    • Environmental
      • Policy Statement
      • Banned Chemicals
      • REACH
      • RoHS Compliant
        • Alloy Compositions
        • EU Directive Compliance
        • Chinese RoHS
    • PCNs & Advisories
    • Reports
      • Reliability Report
      • Process Technology
      • JEDEC Compliance
    • Single Event Upset
  • Failure Analysis
    • Overview
    • Capabilities
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates