Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs  

 CPLDs
      MAX II
      MAX 3000A
      MAX 7000
  
 FPGAs
      Cyclone III
      Cyclone II
      Cyclone
      Stratix III
      Stratix II/Stratix II GX
      Stratix/Stratix GX
      Arria GX
  
 Structured ASICs
      HardCopy II
      HardCopy Stratix
      HardCopy APEX 20K
  
 Downloads
      Device Pin-Outs
      Gerber Files
      IBIS Models
   BSDL/BST
      PCB Symbols
  
 Configuration/Programming
   Configuration
   Programming
   Programming Tools
  
 Power
   Power Management
      Early Power Estimators
      Certified Power Solutions
  
 I/O
      I/O Specifications
      Hot Socketing
  
 PLL & Clock Management
      Overview
      PLL Basics
      Using PLLs in Software
      Jitter Information
      Clock Networks
      Glossary
  
 Packaging & Board Design
      Specification
      Thermal Resistance
      Sockets and Layout
      Manufacturing
  
 Quality & Reliability
      MSL Calculator
      Certifications
   Environmental
      PCNs & Advisories
   Reports
      Single Event Upset
  
 Failure Analysis
      Overview
      Capabilities
  

Failure Analysis Capabilities

Altera uses state-of-the-art equipment for failure analysis. Depending on the type of failure reported, Altera can perform various tests to resolve the issues, including: full functional and timing tests; C-mode scanning acoustic microscopy (C­SAM); scanning electron microscopy; emission microscopy; x-ray, and liquid crystal testing.

The C­SAM test is a non­destructive check for device delamination (shown in Figure 1). Improper solder reflow techniques or improper handling of moisture-sensitive devices can cause delamination, which is separation of the die from the molding compound. More information is available in AN 81: Reflow Soldering Guidelines for Surface­Mount Devices (PDF).

Figure 1. Device with Delamination

Figure 1. Device with Delamination

Emission microscopy (shown in Figure 1) can isolate the failure's specific location. This test loads the device with test vectors to verify all the device's routing paths. An emission microscope can detect excessive current and pinpoint damaged circuitry. Figure 2 shows the results of an emission microscope test; high current leakage is normally shown in red, but here the location is shown with arrows.

Figure 2. Emmission Microscope Shows Leakage on Pins 19 & 20

Figure 2. Emmission Microscope Shows Leakage on Pins 19 & 20

Altera can also use a scanning electron microscope (SEM) to analyze a device. In Figure 3, the SEM test found spiking under metal caused by electrical overstress.

Figure 3. SEM Test Shows Spiking

Figure 3. SEM Test Shows Spiking

  Please Give Us Feedback