Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs

FPGAs       Stratix IV (E and GX)       Stratix III       Stratix II/Stratix II GX       Stratix/Stratix GX       Arria GX       Cyclone III       Cyclone II       Cyclone     CPLDs       MAX II       MAX 3000A       MAX 7000     ASICs       HardCopy III       HardCopy II       HardCopy Stratix       HardCopy APEX 20K     Downloads       Device Pin-Outs       Gerber Files       IBIS Models    BSDL/BST       PCB Symbols     Configuration/Programming    Configuration        Schemes           Guidelines           Comparison           Features           Configuration Devices           Solutions           Stratix IV           Stratix III           Stratix II/Stratix II GX           Stratix/Stratix GX           Cyclone III           Cyclone II           Cyclone           APEX II           APEX 20K/E/C           Mercury           ACEX 1K           FLEX 10K/E/A    Programming    Programming Tools     Power    Power Management       Early Power Estimators       Certified Power Solutions     I/O       Features       Specifications       Hot Socketing     PLL & Clock Management       Overview       PLL Basics       Using PLLs in Software       Jitter Information       Clock Networks       Glossary     Packaging & Board Design       Specification       Thermal Resistance       Sockets and Layout       Manufacturing     Quality & Reliability       MSL Calculator       Certifications    Environmental       PCNs & Advisories    Reports       Single Event Upset     Failure Analysis       Overview       Capabilities

Home > Support > Devices > Configuration > ACEX 1K Print This Page Subscribe to Email ACEX 1K Device Family Configuration Configuration Scheme Overview The ACEX® 1K device family supports the following configuration schemes: Serial - To Conserve Pins Passive Serial (PS) Uses an external intelligent host such as a PC, an enhanced configuration (EPC) device, or a microprocessor to control the configuration process synchronously, and supply the configuration data serially to an ACEX 1K device. JTAG Configures ACEX 1K devices via the IEEE Standard 1149.1 interface. Parallel - For Faster Configuration Passive Parallel Synchronous (PPS) Uses an external intelligent host, such as a PC or microprocessor, to control the configuration process synchronously and supply the configuration data in a parallel manor to the ACEX 1K device. Each configuration data byte requires eight DCLK cycles. The configuration time using the PPS scheme is similar to the configuration time using the PS scheme provided the DCLK frequencies for both schemes are the same. Passive Parallel Asynchronous (PPA) Uses an external intelligent host, such as a PC or microprocessor, to control the configuration process asynchronously and supply the configuration data in a parallel manor to the ACEX 1K device. How to Configure ACEX 1K Devices For Prototyping or Debugging Using Altera Programming Cables The Quartus® II programmer supports configuring ACEX 1K devices directly using PS or JTAG interfaces via Altera® programming cables. In the Field Using an EPC Device (PDF) The EPC device configures the ACEX 1K device automatically after power up. However, you need to program the EPC device first. MAX Series Configuration Controller Using Flash Memory (PDF) A MAX® or MAX II device is used as a flash memory configuration controller to configure Altera FPGAs. Source code (ZIP) Frequently Asked Questions If I am only configuring one FLEX 10K®, APEX™, ACEX or Mercury™ device, what should I do with the nCEO configuration pin? Can I use the Jam Standard Test and Programming Language (STAPL) or the Jam Byte-Code player to configure ACEX or FLEX devices (EP1K, EPF10K)? How many times can I reprogram or reconfigure an Altera device? Do I have to reconfigure my APEX, ACEX, or FLEX device if VCCIO goes below the device's recommended operating conditions? Can I use the EPM7064AE device configuration controller on the Nios® development board to configure FLEX and ACEX devices? What is the status of the DATA pins before and after configuration for Altera devices? For Altera devices, what is the state of the DCLK signal before and after configuration? Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Knowledge Database | Devices | Design Software | Intellectual Property | Design Examples | mySupport | Reference Designs  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation