Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs

FPGAs       Stratix IV (E and GX)       Stratix III       Stratix II/Stratix II GX       Stratix/Stratix GX       Arria GX       Cyclone III       Cyclone II       Cyclone     CPLDs       MAX II       MAX 3000A       MAX 7000     ASICs       HardCopy III       HardCopy II       HardCopy Stratix       HardCopy APEX 20K     Downloads       Device Pin-Outs       Gerber Files       IBIS Models    BSDL/BST       PCB Symbols     Configuration/Programming    Configuration        Schemes           Guidelines           Comparison           Features           Configuration Devices           Solutions           Stratix IV           Stratix III           Stratix II/Stratix II GX           Stratix/Stratix GX           Cyclone III           Cyclone II           Cyclone           APEX II           APEX 20K/E/C           Mercury           ACEX 1K           FLEX 10K/E/A    Programming    Programming Tools     Power    Power Management       Early Power Estimators       Certified Power Solutions     I/O       Features       Specifications       Hot Socketing     PLL & Clock Management       Overview       PLL Basics       Using PLLs in Software       Jitter Information       Clock Networks       Glossary     Packaging & Board Design       Specification       Thermal Resistance       Sockets and Layout       Manufacturing     Quality & Reliability       MSL Calculator       Certifications    Environmental       PCNs & Advisories    Reports       Single Event Upset     Failure Analysis       Overview       Capabilities

Home > Support > Devices > Configuration > Features Print This Page Subscribe to Email Configuration Features For a summary of the configuration features supported by each Altera® FPGA family, refer to Table 1. Table 1. Configuration Features Supported by Altera FPGAs Device Decompression Support Design Security Support Remote System Upgrade Support Stratix® IV Stratix III Stratix II and Stratix II GX Stratix and Stratix GX     Cyclone® III   Cyclone II     Cyclone     APEXTM II       APEX 20K, 20KE, and 20KC       MercuryTM       ACEX® 1K       FLEX 10K®, 10KE, and 10KA       Decompression Support Some Altera devices support configuration data decompression, which saves configuration memory space and time. This feature allows you to store compressed configuration data in configuration devices or other memory and transmit this compressed bitstream to the device. During configuration, the device decompresses the bitstream in real time and configures its SRAM cells. Refer to the configuration chapter of the respective Altera FPGA in the Configuration Handbook for more information. Design Security Support Some Altera devices can decrypt a configuration bitstream using the advanced encryption standard (AES) algorithm—the most advanced encryption algorithm available today. When using the design security feature, a security key is stored in the FPGA. To successfully configure an FPGA that has the design security feature enabled, you must configure the device with a configuration file that was encrypted using the same security key. The security key can be stored in non-volatile memory inside the device. This non-volatile memory does not require any external devices, such as a battery back-up, for storage. Refer to the configuration chapter of the respective Altera device in the Configuration Handbook for more information. AN 341: Using the Design Security Feature in Stratix II and Stratix II GX Devices (PDF) AN512: Using the Design Security Feature in Stratix III Devices (PDF) Remote System Upgrade Support Some Altera devices have dedicated remote system upgrade circuitry. Soft logic (either the Nios® II embedded processor or user logic) implemented in the device can download a new configuration image from a remote location, store it in configuration memory, and direct the dedicated remote system upgrade circuitry to initiate a reconfiguration cycle. The dedicated circuitry performs error detection during and after the configuration process, recovers from any error condition by reverting back to a safe configuration image, and provides error status information. This dedicated remote system upgrade circuitry helps to avoid system downtime. Refer to the configuration chapter of the respective Altera device in the Configuration Handbook for more information. Remote System Upgrades with Stratix Devices altremote_update Megafunction User Guide (PDF) Back to Configuration Guide page Rate This Page   Related Links Configuration Guidelines

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Knowledge Database | Devices | Design Software | Intellectual Property | Design Examples | mySupport | Reference Designs  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation