Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs  

 FPGAs
      Stratix IV (E and GX)
      Stratix III
      Stratix II/Stratix II GX
      Stratix/Stratix GX
      Arria GX
      Cyclone III
      Cyclone II
      Cyclone
  
 CPLDs
      MAX II
      MAX 3000A
      MAX 7000
  
 ASICs
      HardCopy III
      HardCopy II
      HardCopy Stratix
      HardCopy APEX 20K
  
 Downloads
      Device Pin-Outs
      Gerber Files
      IBIS Models
   BSDL/BST
      PCB Symbols
  
 Configuration/Programming
   Configuration
       Schemes
          Guidelines
          Comparison
          Features
          Configuration Devices
          Solutions
          Stratix IV
          Stratix III
          Stratix II/Stratix II GX
          Stratix/Stratix GX
          Cyclone III
          Cyclone II
          Cyclone
          APEX II
          APEX 20K/E/C
          Mercury
          ACEX 1K
          FLEX 10K/E/A
   Programming
   Programming Tools
  
 Power
   Power Management
      Early Power Estimators
      Certified Power Solutions
  
 I/O
      Features
      Specifications
      Hot Socketing
  
 PLL & Clock Management
      Overview
      PLL Basics
      Using PLLs in Software
      Jitter Information
      Clock Networks
      Glossary
  
 Packaging & Board Design
      Specification
      Thermal Resistance
      Sockets and Layout
      Manufacturing
  
 Quality & Reliability
      MSL Calculator
      Certifications
   Environmental
      PCNs & Advisories
   Reports
      Single Event Upset
  
 Failure Analysis
      Overview
      Capabilities
  

Mercury Device Configuration

Configuration Scheme Overview

MercuryTM devices support the following configuration schemes:

  • Serial - To Conserve Pins
    • Passive Serial (PS)
      • Uses an external intelligent host such as a PC, an enhanced configuration (EPC) device (PDF), or a microprocessor to control the configuration process synchronously and suppy the configuration data serially to a Mercury device.
    • JTAG
      • Configures the Mercury device via the IEEE Standard 1149.1 interface.
  • Parallel - For Faster Configuration
    • Passive Parallel Synchronous(PPS)
      • Uses an external intelligent host, such as a PC or microprocessor to control the configuration process synchronously and supply the configuration data in a parallel manor to the Mercury device. Each configuration data byte requires eight DCLK cycles. The configuration time in the PPS scheme is similar to the configuration time in the PS scheme provided the DCLK frequencies for both schemes are the same.
    • Passive Parallel Asynchronous (PPA)
      • Uses an external intelligent host, such as a PC or microprocessor, to control the configuration process asynchronously and supply the configuration data in a parallel manor to the Mercury device.

How to Configure Mercury Devices

Frequently Asked Questions Regarding Mercury Configuration

  1. What are the configuration file sizes of the EP1M350 and EP1M120 devices?
  2. Which Altera JTAG-compliant devices offer the optional JTAG IDCODE command?
  3. How many times can I reprogram or reconfigure an Altera device?
  4. How can I create a Chain Description File (.cdf) for JRunner use in the Quartus II software?
  5. What input files are needed by JRunner?
  6. What are the I/O characteristics of an unconfigured APEXTM-E or Mercury device during boundary-scan test (BST)?

  Please Give Us Feedback