Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs

FPGAs       Stratix IV (E and GX)       Stratix III       Stratix II/Stratix II GX       Stratix/Stratix GX       Arria GX       Cyclone III       Cyclone II       Cyclone     CPLDs       MAX II       MAX 3000A       MAX 7000     ASICs       HardCopy III       HardCopy II       HardCopy Stratix       HardCopy APEX 20K     Downloads       Device Pin-Outs       Gerber Files       IBIS Models    BSDL/BST       PCB Symbols     Configuration/Programming    Configuration        Schemes           Guidelines           Comparison           Features           Configuration Devices           Solutions           Stratix IV           Stratix III           Stratix II/Stratix II GX           Stratix/Stratix GX           Cyclone III           Cyclone II           Cyclone           APEX II           APEX 20K/E/C           Mercury           ACEX 1K           FLEX 10K/E/A    Programming    Programming Tools     Power    Power Management       Early Power Estimators       Certified Power Solutions     I/O       Features       Specifications       Hot Socketing     PLL & Clock Management       Overview       PLL Basics       Using PLLs in Software       Jitter Information       Clock Networks       Glossary     Packaging & Board Design       Specification       Thermal Resistance       Sockets and Layout       Manufacturing     Quality & Reliability       MSL Calculator       Certifications    Environmental       PCNs & Advisories    Reports       Single Event Upset     Failure Analysis       Overview       Capabilities

Home > Support > Devices > Configuration > Stratix II/Stratix II GX Print This Page Subscribe to Email Stratix II/Stratix II GX Device Configuration Configuration Scheme Overview Stratix® II/Stratix II GX devices support the following configuration schemes: Serial—To Conserve Pins Active Serial (AS) Uses the Stratix II/Stratix II GX device to control the configuration process and get the configuration data from a serial configuraton (EPCS) device. Passive Serial (PS) Uses an external intelligent host such as a PC, an enhanced configuration (EPC) device, or a microprocessor to control the configuration process synchronously and supply the configuration data serially to a Stratix II/Stratix II GX device. JTAG Configures Stratix II/Stratix II GX devices via the IEEE Standard 1149.1 interface. Parallel—For Faster Configuration Fast Passive Parallel (FPP) Uses an external intelligent host, such as a PC, an EPC device, or a microprocessor, to control the configuration process synchronously and supply the configuration data in a parallel manner to the Stratix II/Stratix II GX device. Passive Parallel Asynchronous (PPA) Uses an external intelligent host, such as a PC or microprocessor, to control the configuration process asynchronously and supply the configuration data in a parallel manner to the Stratix II/Stratix II GX device. How to Configure Stratix II/Stratix II GX Devices For Prototyping or Debugging Using Altera Programming Cables The Quartus® II programmer supports configuring Stratix II/Stratix II GX devices directly using PS or JTAG interfaces via Altera® programming cables. In the Field Serial Configuration Devices (EPCS1, EPCS4, EPCS16 & EPCS64) Features (PDF) The Stratix II/Stratix II GX device gets its configuration data from the EPCS device automatically after power up. However, you need to program the EPCS device first. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet (PDF) The EPC device configures the Stratix II/Stratix II GX device automatically after power up. However, you need to program the EPC device first. MAX Series Configuration Controller Using Flash Memory White Paper (PDF) A MAX® or MAX II device is used as a flash memory configuration controller to configure Altera FPGAs. Source code (ZIP) Frequently Asked Questions Are the configuration files for Stratix II EP2S60 engineering sample (ES) devices and EP2S60 devices compatible? Why does the configuration behavior for an Altera FPGA behave differently with Quartus II software versions 4.1 and 4.2 if there is a configuration device that performs configuration if nCONFIG is toggled? What version of Quartus II software supports the Stratix II remote system upgrade feature for use in AS configuration mode? Is the JTAG ID code for the ES version different from the production version in Stratix II devices? Why doesn't the AnF bit of the control register in the remote configuration block set to "1" when the Stratix or Stratix II device is configured with the application image? What is CONFIG_IO? Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Knowledge Database | Devices | Design Software | Intellectual Property | Design Examples | mySupport | Reference Designs  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation