FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Device Support

Home > Support > Devices

Download the Arria™ GX Handbook

Join the Altera Forum

Try the MSL Calculator Online Now

Altera provides the following device support.

  FPGAs 
  • Stratix® IV
  • Stratix III
  • Stratix II and Stratix II GX
  • Stratix and Stratix GX
  • Arria® II GX 
  • Arria® GX
  • Cyclone® IV New 
  • Cyclone III
  • Cyclone II
  • Cyclone
  CPLDs 
  • MAX® II
  • MAX 3000A
  • MAX 7000
  ASICs 
  • HardCopy® IV
  • HardCopy III
  • HardCopy II
  • HardCopy Stratix
  • HardCopy APEX™
  Downloads
  • Device Pin-Outs
  • Gerber Files
  • IBIS Models
  • Boundary-Scan Description Language (BSDL) and Boundary-Scan Test (BST)
  • Printed Circuit Board (PCB) Symbols
  • Literature
  • Schematic Review Worksheets
  Configuration and programming 
  • Programming Center
  • Programming Tools
  • Configuration Center
    • FPGA Configuration Schemes
  Power management 
  • Power Management
  • Early Power Estimators
  • Certified Power Solutions
  I/O
  • I/O FeaturesNew
  • I/O Specifications
  • Hot Socketing
  PLL and clock management 
  • Overview
  • Phase-Locked Loop (PLL) Basics
  • Using PLLs in Software
  • Jitter Information
  • Clock Networks
  • Glossary
  • Design Examples
  • Possible Causes for PLL Loss of Lock
  • PLL Loss of Lock Checklist
  Packaging and board design
  • Specification
  • Thermal Resistance
  • Layouts and Sockets
  • Manufacturing
  Quality and reliability 
  • Moisture Sensitivity Level Calculator New
  • Certifications
  • Environmental
  • Process Change Notifications and Advisories
  • Reports
  Failure analysis 
  • Failure Analysis Overview
  • Failure Analysis Capabilities
Rate This Page


  • FPGAs
    • Stratix IV (E, GX, GT)
    • Stratix III
    • Stratix II/Stratix II GX
    • Stratix/Stratix GX
    • Arria II GX
    • Arria GX
    • Cyclone IV (E and GX)
    • Cyclone III
    • Cyclone II
    • Cyclone
  • CPLDs
    • MAX II
    • MAX 3000A
    • MAX 7000
  • ASICs
    • HardCopy IV
    • HardCopy III
    • HardCopy II
    • HardCopy Stratix
    • HardCopy APEX
  • Downloads
    • Device Pin-Outs
    • Gerber Files
    • IBIS Models
    • BSDL/BST
      • IEEE 1149.1
      • IEEE 1149.6
      • IEEE 1532
    • PCB Symbols
    • Schematic Review Worksheets
  • Configuration/Programming
    • Configuration
      • Schemes
        • AP
        • AS
        • FPP
        • JTAG
        • PPA
        • PPS
        • PS
      • Comparison
      • Features
      • Solutions
    • Programming
      • MAX II
      • MAX 3000A
      • MAX 7000
      • Configuration Devices
    • Programming Tools
      • Altera Programming Tools
        • Download Cables
        • Altera Programming Unit
        • Altera Programming SW
      • In-Circuit Testers
        • ICT Vendors
      • Boundary-Scan Tools
        • Vendor Support
      • Third Party
      • IEEE 1532
      • Jam STAPL
        • Embedded Programming
        • Vendor Support
  • Power
    • Power Management
      • Overview
      • Thermal Management
      • Power Supply Integrity
      • Power Supply Regulation
    • Early Power Estimators
    • Certified Power Solutions
  • I/O
    • Features
    • Specifications
    • Hot Socketing
  • PLL & Clock Management
    • Overview
    • PLL Basics
    • Using PLLs in Software
    • Jitter Information
    • Clock Networks
    • Glossary
  • Packaging & Board Design
    • Specification
    • Thermal Resistance
    • Sockets and Layout
    • Manufacturing
  • Quality & Reliability
    • MSL Calculator
    • Certifications
    • Environmental
      • Policy Statement
      • Banned Chemicals
      • REACH
      • RoHS Compliant
        • Alloy Compositions
        • EU Directive Compliance
        • Chinese RoHS
    • PCNs & Advisories
    • Reports
      • Reliability Report
      • Process Technology
      • JEDEC Compliance
    • Single Event Upset
  • Failure Analysis
    • Overview
    • Capabilities
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates