FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Generating IBIS Files with Quartus II Software

Home > Support > Devices > Generating IBIS Files with Quartus II Software

Quartus® II software includes a feature that automatically generates an IBIS file based on the design pin-out scheme. With this feature, Quartus II software selects the appropriate IBIS model for each pin in the design and creates a design-specific IBIS file.

Procedures

To generate an IBIS file for your Quartus II design project, follow these steps:

  1. Under the Assignments menu, open the EDA Tool Settings dialog box (as shown below).
  2. Under the EDA Tool Settings category, click Board-Level.
  3. From the Board-level signal integrity analysis Format drop-down menu, select IBIS. Click OK.

    Signal Integrity
    View full image in new window

  4. To print the IBIS models with per pin RLC package information, select Print per pin RLC package model with mutual coupling. (1)
  5. Compile your design.

After compilation, a design-specific IBIS file is generated with an .ibs extension in the <Quartus II project>/board/ibis directory.

Note:

  1. The Quartus II software generated IBIS models with per pin RLC package model with mutual coupling information are supported in Quartus II software for new device IBIS models starting from Cyclone® III and Stratix® III device IBIS models.

For more information on generating IBIS files, refer to Quartus II Help.

Quartus II IBIS Models Support Matrix

Table 1 shows the revision of the IBIS file for each device family used in various Quartus II software versions at the time of release. Find the version of the IBIS file under [File Revision] keyword in the IBIS file (.ibs). The link to each device contains the IBIS models support files to Quartus II which may be newer than the latest Quartus II version has.

Table 1. Quartus II IBIS Models Support Matrix (1) (2)
Device Quartus II Software Version Latest Quartus Files
7.2 7.2 SP17.2 SP27.2 SP38.0 8.0 SP18.1 9.0 9.1
ACEX 1.3 1.3 1.3 1.3 1.3 1.3 1.3 1.3 1.3 acex quartus.zip
APEX 20K 1.4 1.4 1.4 1.4 1.4 1.4 1.4 1.4 1.4 apex20k quartus.zip
APEX 20KC 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 apex20kc quartus.zip
APEX 20KE 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 apex20ke quartus.zip
APEX II 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 apexii quartus.zip
Arria GX 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 arriagx quartus.zip
Cyclone 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 cyclone quartus.zip
Cyclone II 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 cycloneii quartus.zip
Cyclone III N/A N/A N/A N/A 2.2 2.3 3.0 3.0 3.0 cycloneiii quartus.zip
FLEX 10K 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 flex10k quartus.zip
FLEX 10KA 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 flex10ka quartus.zip
FLEX 10KE 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 flex10ke quartus.zip
FLEX 6000 1.3 1.3 1.3 1.3 1.3 1.3 1.3 1.3 1.3 flex6000 quartus.zip
HardCopy II 1.3 1.3 1.3 1.3 1.3 1.3 1.3 1.3 1.3 hardcopyii quartus.zip
HardCopy Stratix 3.5 3.5 3.5 3.5 3.5 3.5 3.5 3.5 3.5 hardcopystratix quartus.zip
MAX 3000A 2.0 2.0 2.0 2.0 2.0 2.0 2.0 2.0 2.0 max3000a quartus.zip
MAX 7000AE 2.0 2.0 2.0 2.0 2.0 2.0 2.0 2.0 2.0 max7000ae quartus.zip
MAX 7000B 2.0 2.0 2.0 2.0 2.0 2.0 2.0 2.0 2.0 max7000b quartus.zip
MAX 7000S 2.0 2.0 2.0 2.0 2.0 2.0 2.0 2.0 2.0 max7000s quartus.zip
MAX II 2.1 2.1 2.1 2.1 2.2 2.2 2.2 2.2 2.2 maxii quartus.zip
Stratix 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 stratix quartus.zip
Stratix GX 2.5 2.5 2.5 2.5 2.5 2.5 2.5 2.5 2.5 stratixgx quartus.zip
Stratix II 4.9 4.9 4.9 4.9 4.9 4.9 4.9 4.9 4.9 stratixii quartus.zip
Stratix II GX 1.1 1.1 1.1 1.1 1.1 1.1 1.1 1.1 1.1 stratixiigx quartus.zip
Stratix III N/A N/A N/A N/A 2.2 2.2 2.5 2.6 2.9 stratixiii quartus.zip
Stratix IV N/A N/A N/A N/A N/A N/A N/A N/A 2.0 stratixiv quartus.zip

Note:
1. Beginning with Cyclone III and Stratix III devices, the zipped Quartus II files for new device IBIS models contain per pin RLC package models with mutual coupling information.

2. Beginning with Quartus II 9.0 and Stratix III devices, the IBIS model files supported in Quartus II are in xml format.

The Quartus II software will use the most current IBIS file available at the time of release. Since the IBIS models are asynchronously released and updated with Quartus II releases (either major releases or service pack releases), the IBIS files generated by the Quartus II software may not contain the most updated IBIS models. Check the IBIS Index page for the most updated IBIS files.

To generate an IBIS file using the most updated IBIS models in the Quartus II software, perform the following steps:

  1. Download <device>_quartus.zip file in Table 1. The zip file contains the following files:

    1. <device>_ibis_properties.txt or <device>_ibis_properties.xml (2)
    2. <device>_ibis_models.txt or <device>_ibis_models.xml (2)
    3. <device>_package_rlc.txt or ><device>_package_rlc.xml (2)
    4. <device>_ibis_common.xml (2)
    5. <device>.pkg (1)
  2. Unzip these files into your <Quartus II installation>/eda/ibis directory.
  3. Right click and save the ibis_general.xml file to your <Quartus II installation>/eda/ibis directory.
  4. The download files in Table 1 are only compatible with the latest Quartus II software.

Note:
1. This is only applicable to new device IBIS models starting from Cyclone III and Stratix III device IBIS models.

2. This is only applicable to device IBIS models starting from Stratix III device IBIS models.

ACEX, APEX, Arria, Cyclone, Excalibur, FLEX, FLEX 10K, HardCopy, Mercury, MAX, Stratix are trademarks of Altera Corporation.

Rate This Page


  • FPGAs
    • Stratix IV (E, GX, GT)
    • Stratix III
    • Stratix II/Stratix II GX
    • Stratix/Stratix GX
    • Arria II GX
    • Arria GX
    • Cyclone IV (E and GX)
    • Cyclone III
    • Cyclone II
    • Cyclone
  • CPLDs
    • MAX II
    • MAX 3000A
    • MAX 7000
  • ASICs
    • HardCopy IV
    • HardCopy III
    • HardCopy II
    • HardCopy Stratix
    • HardCopy APEX
  • Downloads
    • Device Pin-Outs
    • Gerber Files
    • IBIS Models
    • BSDL/BST
      • IEEE 1149.1
      • IEEE 1149.6
      • IEEE 1532
    • PCB Symbols
    • Schematic Review Worksheets
  • Configuration/Programming
    • Configuration
      • Schemes
        • AP
        • AS
        • FPP
        • JTAG
        • PPA
        • PPS
        • PS
      • Comparison
      • Features
      • Solutions
    • Programming
      • MAX II
      • MAX 3000A
      • MAX 7000
      • Configuration Devices
    • Programming Tools
      • Altera Programming Tools
        • Download Cables
        • Altera Programming Unit
        • Altera Programming SW
      • In-Circuit Testers
        • ICT Vendors
      • Boundary-Scan Tools
        • Vendor Support
      • Third Party
      • IEEE 1532
      • Jam STAPL
        • Embedded Programming
        • Vendor Support
  • Power
    • Power Management
      • Overview
      • Thermal Management
      • Power Supply Integrity
      • Power Supply Regulation
    • Early Power Estimators
    • Certified Power Solutions
  • I/O
    • Features
    • Specifications
    • Hot Socketing
  • PLL & Clock Management
    • Overview
    • PLL Basics
    • Using PLLs in Software
    • Jitter Information
    • Clock Networks
    • Glossary
  • Packaging & Board Design
    • Specification
    • Thermal Resistance
    • Sockets and Layout
    • Manufacturing
  • Quality & Reliability
    • MSL Calculator
    • Certifications
    • Environmental
      • Policy Statement
      • Banned Chemicals
      • REACH
      • RoHS Compliant
        • Alloy Compositions
        • EU Directive Compliance
        • Chinese RoHS
    • PCNs & Advisories
    • Reports
      • Reliability Report
      • Process Technology
      • JEDEC Compliance
    • Single Event Upset
  • Failure Analysis
    • Overview
    • Capabilities
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates