FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Stratix III Device Family Technical Support Information

Home > Support > Devices > Stratix III

You'll find information about features of the Stratix® III device family on the Stratix III Devices web page and a listing of all available Stratix III FPGA literature on the Stratix III Literature page.

Data Sheets and Pin-Outs

  • Stratix III Device Family Overview (PDF)
  • Stratix III Device Handbook (PDF
  • Stratix III Device Data Sheet (PDF)

Power

  • Stratix III Early Power Estimator
  • Stratix III Early Power Estimator User Guide(PDF)
  • Stratix III FPGA Low Power Consumption Features
  • Stratix III Programmable Power (PDF)
    white paper
  • AN 437: Power Optimization in Stratix III FPGAs (PDF)

Documentation Highlights

  • Programmable Power and Temperature Sensing Diode in Stratix III Devices (PDF) chapter in the Stratix III Device Handbook (PDF)
  • External Memory Interfaces in Stratix III Devices (PDF) chapter in the Stratix III Device Handbook (PDF)
  • High-Speed Differential I/O Interfaces with DPA in Stratix III Devices (PDF) chapter in the
    Stratix III Device Handbook(PDF)
  • Design Security in Stratix III Devices (PDF) chapter in the Design Security & Single Event Upset (SEU) Mitigation (PDF) section of the Stratix III Device Handbook (PDF)
  • SEU Mitigation in Stratix III Devices (PDF) chapter in the Design Security & Single Event Upset (SEU) Mitigation (PDF) section of the Stratix III Device Handbook (PDF)
  • Stratix III FPGAs vs. Xilinx Virtex-5 Devices: Architecture and Performance Comparison (PDF)White Paper
  • Design Security in Stratix III Devices (PDF) white paper

Design and Production

  • Board Design Guidelines
  • Hot Socketing and Power-On Reset in Stratix III Devices (PDF) chapter in the Stratix III Device Handbook (PDF)
  • Stratix III FPGAs Brochure
  • Altera® Development Kits
  • AN 469: Stratix III Design Guidelines (PDF)

Programming and Configuration

  • Configuring Stratix III Devices (PDF) chapter in the Stratix III Device Handbook (PDF)
  • Remote System Upgrades with Stratix III Devices (PDF) chapter in the Stratix III Device Handbook (PDF)
  • MorphIO: An I/O Reconfiguration Solution for Altera Devices (PDF) white paper
    • Tcl File
    • Readme File
  • FPGA Configuration Troubleshooter

Packaging and Operation

  • Stratix III Device Package Information (PDF) chapter in the Stratix III Device Handbook(PDF)
  • Stratix III FPGA Signal Integrity (PDF)
    white paper

Software Support

  • Quartus II Development Software Handbook
  • Quartus II Software Overview
  • Quartus II Web Edition Software
  • Area and Timing Optimization (PDF) chapter of the Quartus II Development Software Handbook 
  • Design Planning with the Quartus II Software (PDF) chapter of the Quartus II Development Software Handbook 
  • TimeQuest Timing Analyzer (PDF) chapter of the Quartus II Development Software Handbook 
  • I/O Management (PDF) chapter of the
    Quartus II Handbook
  • Power Optimization (PDF) chapter of the Quartus II Development Software Handbook 
  • Signal Integrity with Third-Party Tools (PDF) chapter of the Quartus II Development Software Handbook
  • AN 471: High-Performance FPGA PLL Analysis with TimeQuest (PDF)

Part Numbers and Ordering Information

  • Ordering Information in Stratix III Device Family Overview Stratix III Device Handbook(PDF)
  • Altera Product Catalog (PDF)
  • Stratix III FPGAs Overview

Training

  • Stratix III Devices: Features and Capabilities (Online Training)
Rate This Page


  • FPGAs
    • Stratix IV (E, GX, GT)
    • Stratix III
    • Stratix II/Stratix II GX
    • Stratix/Stratix GX
    • Arria II GX
    • Arria GX
    • Cyclone IV (E and GX)
    • Cyclone III
    • Cyclone II
    • Cyclone
  • CPLDs
    • MAX II
    • MAX 3000A
    • MAX 7000
  • ASICs
    • HardCopy IV
    • HardCopy III
    • HardCopy II
    • HardCopy Stratix
    • HardCopy APEX
  • Downloads
    • Device Pin-Outs
    • Gerber Files
    • IBIS Models
    • BSDL/BST
      • IEEE 1149.1
      • IEEE 1149.6
      • IEEE 1532
    • PCB Symbols
    • Schematic Review Worksheets
  • Configuration/Programming
    • Configuration
      • Schemes
        • AP
        • AS
        • FPP
        • JTAG
        • PPA
        • PPS
        • PS
      • Comparison
      • Features
      • Solutions
    • Programming
      • MAX II
      • MAX 3000A
      • MAX 7000
      • Configuration Devices
    • Programming Tools
      • Altera Programming Tools
        • Download Cables
        • Altera Programming Unit
        • Altera Programming SW
      • In-Circuit Testers
        • ICT Vendors
      • Boundary-Scan Tools
        • Vendor Support
      • Third Party
      • IEEE 1532
      • Jam STAPL
        • Embedded Programming
        • Vendor Support
  • Power
    • Power Management
      • Overview
      • Thermal Management
      • Power Supply Integrity
      • Power Supply Regulation
    • Early Power Estimators
    • Certified Power Solutions
  • I/O
    • Features
    • Specifications
    • Hot Socketing
  • PLL & Clock Management
    • Overview
    • PLL Basics
    • Using PLLs in Software
    • Jitter Information
    • Clock Networks
    • Glossary
  • Packaging & Board Design
    • Specification
    • Thermal Resistance
    • Sockets and Layout
    • Manufacturing
  • Quality & Reliability
    • MSL Calculator
    • Certifications
    • Environmental
      • Policy Statement
      • Banned Chemicals
      • REACH
      • RoHS Compliant
        • Alloy Compositions
        • EU Directive Compliance
        • Chinese RoHS
    • PCNs & Advisories
    • Reports
      • Reliability Report
      • Process Technology
      • JEDEC Compliance
    • Single Event Upset
  • Failure Analysis
    • Overview
    • Capabilities
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates