Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs

CPLDs       MAX II       MAX 3000A       MAX 7000     FPGAs       Cyclone III       Cyclone II       Cyclone       Stratix III       Stratix II/Stratix II GX       Stratix/Stratix GX       Arria GX     Structured ASICs       HardCopy II       HardCopy Stratix       HardCopy APEX 20K     Downloads       Device Pin-Outs       Gerber Files       IBIS Models    BSDL/BST       PCB Symbols     Configuration/Programming    Configuration    Programming    Programming Tools     Power    Power Management       Early Power Estimators       Certified Power Solutions     I/O       I/O Specifications       Hot Socketing     PLL & Clock Management       Overview       PLL Basics       Using PLLs in Software       Jitter Information       Clock Networks       Glossary     Packaging & Board Design       Specification       Thermal Resistance       Sockets and Layout       Manufacturing     Quality & Reliability       MSL Calculator       Certifications    Environmental       PCNs & Advisories    Reports       Single Event Upset     Failure Analysis       Overview       Capabilities

Home > Support > Devices > Stratix/Stratix GX Print This Page Subscribe to Email Stratix & Stratix GX Device Family Technical Information For information about the Stratix® device family, visit the Stratix Device Family home page. For information about the Stratix GX device family, visit the Stratix GX Device Family home page. Data Sheets & Pin-Outs Stratix Device Family Data Sheet (PDF) in the Stratix Device Handbook Stratix Device Pin-Outs Stratix FPGA Family Errata Sheet (PDF) Stratix GX Device Data Sheet (PDF) Device Information Stratix Device Family Literature Stratix Device Questions & Answers Stratix GX Device Family Literature Stratix GX Device Questions & Answers I/O Standards & Interfaces Solutions Center Memory Solutions Center Reconfigurable DSP Solutions Center Documentation Highlights Using General-Purpose PLLs in Stratix & Stratix GX Devices (PDF) chapter of the Stratix Device Handbook Using High-Speed Differential I/O Interfaces in Stratix Devices (PDF) chapter of the Stratix Device Handbook AN 306: Implementing Multipliers in FPGA Devices (PDF) The Benefits of Altera’s High-Speed DDR SDRAM Memory Interface Solution White Paper (PDF) Using Pre-Emphasis & Equalization With Stratix GX White Paper (PDF) Programming & Configuration Configuring Stratix & Stratix GX Devices (PDF) chapter of the Stratix Device Handbook Using Altera Enhanced Configuration Devices (PDF) chapter of the Configuration Device Handbook Using Remote System Configuration With Stratix & Stratix GX Devices (PDF) chapter of the Stratix Device Handbook  FPGA Configuration Troubleshooter Software Support Quartus® II Software Literature Quartus II Software Overview Quartus II Software Support Packaging & Operation Package Information for Stratix Devices (PDF) chapter of the Stratix Device Handbook Altera Device Package Information Data Sheet (PDF) Reliability Report (PDF) Stratix PowerPlay Early Power Estimator Stratix GX PowerPlay Early Power Estimator Design & Production On-Chip Termination Update for Stratix & Stratix GX Board Design Guidelines Solutions Center Signal Integrity Center BSDL File Download IBIS Models Part Numbers & Ordering Information Altera Part Number Format Purchasing Altera Devices View the complete listing of Stratix Device Family Literature or Stratix GX Device Family Literature. Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Knowledge Database | Devices | Design Software | Intellectual Property | Design Examples | mySupport | Reference Designs  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation