Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs

CPLDs       MAX II       MAX 3000A       MAX 7000     FPGAs       Cyclone III       Cyclone II       Cyclone       Stratix III       Stratix II/Stratix II GX       Stratix/Stratix GX       Arria GX     Structured ASICs       HardCopy II       HardCopy Stratix       HardCopy APEX 20K     Downloads       Device Pin-Outs       Gerber Files       IBIS Models    BSDL/BST       PCB Symbols     Configuration/Programming    Configuration    Programming    Programming Tools     Power    Power Management       Early Power Estimators       Certified Power Solutions     I/O       I/O Specifications       Hot Socketing     PLL & Clock Management       Overview       PLL Basics       Using PLLs in Software       Jitter Information       Clock Networks       Glossary     Packaging & Board Design       Specification       Thermal Resistance       Sockets and Layout       Manufacturing     Quality & Reliability       MSL Calculator       Certifications    Environmental       PCNs & Advisories    Reports       Single Event Upset     Failure Analysis       Overview       Capabilities

Home > Support > Devices > HardCopy APEX 20K Print This Page Subscribe to Email HardCopy APEX 20K Structured ASIC Family Technical Information For general information about the HardCopy® APEX® 20K structured ASIC family, visit the HardCopy APEX 20K Structured ASICs home page. Structured ASIC Data Sheet & Handbook HardCopy APEX Device Family Data Sheet (PDF) in the HardCopy Series Handbook HardCopy Series Handbook Structured ASIC Information HardCopy Literature HardCopy Solutions HardCopy Questions & Answers Documentation Highlights Design Guidelines for HardCopy Series Devices (PDF) chapter of the HardCopy Series Handbook Back-End Timing Closure for HardCopy Series Devices (PDF) chapter of the HardCopy Series Handbook Programming & Configuration Configuration Emulation for HardCopy Series Devices (PDF) chapter of the HardCopy Series Handbook Software Support Quartus® II Literature Quartus II Solutions Quartus II Software Overview Packaging & Operation Altera® Device Package Information Data Sheet (PDF) Operating Requirements for Altera Devices Data Sheet (PDF) Reliability Information (PDF) HardCopy reliability data, unless explicitly stated, is identical to the equivalent FPGA. HardCopy APEX 20K PowerPlay Early Power Estimator Design & Production Board Design Guidelines Solutions Center Signal Integrity Basics BSDL files Part Numbers & Ordering Information Altera Part Number Format Purchasing Altera Devices Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Knowledge Database | Devices | Design Software | Intellectual Property | Design Examples | mySupport | Reference Designs  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation