Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs

CPLDs       MAX II       MAX 3000A       MAX 7000     FPGAs       Cyclone III       Cyclone II       Cyclone       Stratix III       Stratix II/Stratix II GX       Stratix/Stratix GX       Arria GX     Structured ASICs       HardCopy II       HardCopy Stratix       HardCopy APEX 20K     Downloads       Device Pin-Outs       Gerber Files       IBIS Models    BSDL/BST       PCB Symbols     Configuration/Programming    Configuration    Programming    Programming Tools        Altera Programming Tools        In-Circuit Testers        Boundary-Scan Tools           Third Party           IEEE 1532        Jam STAPL     Power    Power Management       Early Power Estimators       Certified Power Solutions     I/O       I/O Specifications       Hot Socketing     PLL & Clock Management       Overview       PLL Basics       Using PLLs in Software       Jitter Information       Clock Networks       Glossary     Packaging & Board Design       Specification       Thermal Resistance       Sockets and Layout       Manufacturing     Quality & Reliability       MSL Calculator       Certifications    Environmental       PCNs & Advisories    Reports       Single Event Upset     Failure Analysis       Overview       Capabilities

Home > Support > Devices > Programming Tools > IEEE 1532 Print This Page Subscribe to Email IEEE 1532 Programming The IEEE 1532 in-system programmability (ISP) standard aims to simplify manufacturing support for ISP devices. The IEEE 1532 specification enables concurrent in-system programming of multiple devices minimizing production programming times. The standard builds on the 1149.1 JTAG boundary-scan architecture standard by addressing both silicon and software issues to create a simplified and homogeneous ISP environment. The standard specifies a common software platform for programming a variety of device types, including memory devices and programmable logic devices (PLDs). It enables common programming operation for all IEEE 1532-compliant devices on a system board. The IEEE 1532 standard is complementary to the JEDEC-approved Jam Standard Test and Programming Language (STAPL). The IEEE 1532 standard is a hardware standard that defines the actual ISP algorithm for each device, while Jam STAPL is a software standard that defines the file format that stores the programming information for the chain of devices. Related Documents AN 39: IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices JTAG & In-System Programmability chapter of the MAX II Handbook Related Links ISP & Jam STAPL Jam STAPL Vendor Support Boundary-Scan Tools Boundary-Scan Tools Vendor Support In-Circuit Testers In-Circuit Testers Vendor Support IEEE 1532 Compliant BSDL Files Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Knowledge Database | Devices | Design Software | Intellectual Property | Design Examples | mySupport | Reference Designs  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation