Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs  

 Products
      MAX/MAX II
      Stratix/Stratix GX
      Nios II
  
 Functionality
      Arithmetic
      Memory
      Bus & I/O
      Logic
      Interfaces & Peripherals
      DSP
      Communications
      PLL & Clocking
  
 Design Entry
      Quartus II Project
      Tcl
      VHDL
      Verilog HDL
      C Code Examples
      DSP Builder
      TimeQuest
   On-Chip Debugging
  
 Simulation Tools
      Mentor Graphics ModelSim
      Cadence NCsim
      Synopsys VCS
  
 Legacy Examples
      Graphic Editor
      AHDL
  

AHDL Examples

The following examples provide instructions for implementing functions using AHDL. For more information on AHDL, refer to MAX+PLUS II Help.

A Cycle-Shared Dual-Port RAM (csdpram)
A Cycle-Shared First-In First-Out (FIFO) Function (csfifo)
A Parameterized Counter (lpm_counter)
A Parameterized Multiplier (lpm_mult)
A Parameterized Multiplexer (lpm_mux)
A Parameterized RAM with Separate Input & Output Ports (lpm_ram_dq)
A Parameterized Tri-State Bus (lpm_bustri)
A Creating a Hierarchical Design
A Tri-State Buses Connected to a Bidirectional Bus
A Tri-State Buses Converted to a Multiplexer

How to Use AHDL Examples

AHDL examples are displayed in text format in your web browser. To use an AHDL example in your MAX+PLUS II project, you can "cut and paste" the text from your web browser into the MAX+PLUS II Text Editor. Make sure that the file name of the Text Design File (.tdf) corresponds to the subdesign name in the example. For instance, if the subdesign name is myram, you should save the file as myram.tdf.

  Please Give Us Feedback