Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs  

 Products
      MAX/MAX II
      Stratix/Stratix GX
      Nios II
  
 Functionality
      Arithmetic
      Memory
      Bus & I/O
      Logic
      Interfaces & Peripherals
      DSP
      Communications
      PLL & Clocking
  
 Design Entry
      Quartus II Project
      Tcl
      VHDL
      Verilog HDL
      C Code Examples
      DSP Builder
      TimeQuest
   On-Chip Debugging
  
 Simulation Tools
      Mentor Graphics ModelSim
      Cadence NCsim
      Synopsys VCS
  
 Legacy Examples
      Graphic Editor
      AHDL
  

Logic Design Examples

Table 1 contains logic design examples for use in designs for Altera® devices. Click on the design entry method icon to see the design example.

Table 1. Logic Design Examples

Function

Design Entry Method

1x64 Shift Register NEW

R

8x64 Shift Register with Taps NEW

V R

Counter with Asynchronous Reset NEW

R

Counter with Synchronous Load NEW

V

Preventing Unintentional Latch Creation NEW

V

Instantiating a DFFE

V R

Instantiating a DFF Using lpm_dff

V

Synchronous State Machine

R

Legacy Examples

Parameterized Multiplexer (lpm_mux)

A G

Comparison Function Using EABs

G

Sequencer (lpm_rom)

G

Linear Feedback Shift Register

G

State Machine Implemented in an EAB

G

The following icons indicate the entry mode(s) used in each example:

A Altera hardware description language (AHDL) 
V VHDL
G MAX+PLUS® II Graphic Editor
R Verilog hardware description language (HDL)
T Tool command language (Tcl)
Q Quartus® II development tool

  Please Give Us Feedback