Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs  

 Products
      MAX/MAX II
      Stratix/Stratix GX
      Nios II
  
 Functionality
      Arithmetic
      Memory
      Bus & I/O
      Logic
      Interfaces & Peripherals
      DSP
      Communications
      PLL & Clocking
  
 Design Entry
      Quartus II Project
      Tcl
      VHDL
      Verilog HDL
      C Code Examples
      DSP Builder
      TimeQuest
   On-Chip Debugging
  
 Simulation Tools
      Mentor Graphics ModelSim
      Cadence NCsim
      Synopsys VCS
  
 Legacy Examples
      Graphic Editor
      AHDL
  

Graphic Editor: Tri-State Buses Connected to a Bidirectional Bus

This example implements an 8-bit bus that feeds and receives feedback from bidirectional pins. The example contains 8 D-type flipflops (DFFs) named a, which store the values of the inputs. The DFFs named b store the data from the feedback line.

This example uses a WIRE primitive to clarify the bus names. The WIRE primitive is used only for node naming and does not have a physical implementation in the device architecture.

Download the Graphic Editor file used in this example:


bid.gif

bid.gif


For more information on using this example in your project, go to:

Feedback

Did this information help you?

If not, please log onto mySupport to file a technical request or enhancement.


Altera does not warrant that this solution will work for the customer's intended purpose and disclaims all liability for use of or reliance on the solution.

  Please Give Us Feedback