Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs

Products       MAX/MAX II       Stratix/Stratix GX       Nios II     Functionality       Arithmetic       Memory       Bus & I/O       Logic       Interfaces & Peripherals       DSP       Communications       PLL & Clocking     Design Entry       Quartus II Project       Tcl       VHDL       Verilog HDL       C Code Examples       DSP Builder       TimeQuest    On-Chip Debugging     Simulation Tools       Mentor Graphics ModelSim       Cadence NCsim       Synopsys VCS     Legacy Examples       Graphic Editor       AHDL

Home > Support > Design Examples > Mentor Graphics ModelSim Print This Page Subscribe to Email Mentor Graphics ModelSim Simulation Design Examples Table 1 contains design examples demonstrating gate-level timing simulation of Altera® devices. Gate-level timing simulations are performed with Mentor Graphics® ModelSim® software to ensure that the post-synthesized or post-fit netlist passes the functional specifications. Table 1. Simulation Design Examples Function Design Entry Method PLL Gate-Level Timing Simulation Stratix® II GX Post-Fit Timing Simulation With ModelSim SE/PE Software Stratix II GX Post-Fit Timing Simulation With ModelSim-Altera Software Stratix II GX Post-Fit Timing Simulation With ModelSim SE/PE Software Stratix II GX Post-Fit Timing Simulation With ModelSim-Altera Software Stratix II Post-Fit Timing Simulation With ModelSim SE/PE Software Stratix II Post-Fit Timing Simulation With ModelSim-Altera Software Stratix II Post-Fit Timing Simulation With ModelSim SE/PE Software Stratix II Post-Fit Timing Simulation With ModelSim-Altera Software Simulation With NativeLink Feature in Quartus II Software The following icons indicate the entry mode(s) used in each example:  Altera hardware description language (AHDL)  VHDL  MAX+PLUS® II Graphic Editor  Verilog hardware description language (HDL)  Tool command language (Tcl)  Quartus® II development tool Related Links ModelSim-Altera Software Support Simulation and Verification Resource Center Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Knowledge Database | Devices | Design Software | Intellectual Property | Design Examples | mySupport | Reference Designs  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation