Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs  

 Products
      MAX/MAX II
      Stratix/Stratix GX
      Nios II
  
 Functionality
      Arithmetic
      Memory
      Bus & I/O
      Logic
      Interfaces & Peripherals
      DSP
      Communications
      PLL & Clocking
  
 Design Entry
      Quartus II Project
      Tcl
      VHDL
      Verilog HDL
      C Code Examples
      DSP Builder
      TimeQuest
   On-Chip Debugging
  
 Simulation Tools
      Mentor Graphics ModelSim
      Cadence NCsim
      Synopsys VCS
  
 Legacy Examples
      Graphic Editor
      AHDL
  

Stratix II GX Post-Fit Timing Simulation Design Example with ModelSim-Altera (VHDL)

This VHDL design example shows how to perform gate-level timing simulations of your design implemented in Altera® Stratix® II GX devices with the Mentor Graphics® ModelSim®-Altera simulator.

The design is created in VHDL and consists of a top-level module (multiplier block), an altpll megafunction, an lpm_mult megafunction, an altsynram megafunction, an alt2xgxb megafunction, and a testbench. The results of the multiplier are stored in the RAM and then later sent out through the GX transceiver and looped back to its own receiver.

Note: This example was developed using Quartus® II 7.1 SP1 design software running on a Windows XP SP2 machine and Mentor Graphics ModelSim-Altera 6.1g version running on the same host.

Download the alt2gxb_modelsim_altera_vhdl.qar design example.

Using This Design Example

  1. Unarchive the attached file to your desired location.
  2. Invoke the Quartus II software and load the alt2gxb_example.qpf project.
  3. On the Assignments menu, click EDA Tool Settings to open the Settings dialog box and then click Simulation. Verify that ModelSim-Altera is selected in the Tool name field. 
  4. On the Quartus II software toolbar, click compile. After compilation, the Quartus II software generates a post-fit netlist named alt2gxb_example.vho (for use with the ModelSim-Altera simulator tool) in <project_dir>/simulation/modelsim. The SDF Output File (alt2gxb_example .sdo), for annotating the delays in the gate-level timing simulation file, is also generated at the same location.
  5. Tor run ModelSim-Altera software, Invoke the ModelSim-Altera software.
    • Change the directory name to <project_dir>/simulation/modelsim
    • To run the <project_dir>/simulation/modelsim/multiplier_run_msim_gate_vhdl.do script, type do –alt2gxb_example_run_msim_gate_vhdl.do in the ModelSim-Altera simulator console window.

For more information on using the Mentor Graphics ModelSim simulator tool, refer to Mentor Graphics ModelSim software documentation and the  Mentor Graphics ModelSim Support chapter in volume 3 of the Quartus II Development Software Handbook.

Feedback

Did this information help you?

If not, please log onto mySupport to file a technical request or enhancement.


These Website Design Examples may only be used within Altera Corporation devices and remain the property of Altera. They are being provided on an "as-is" basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.

  Please Give Us Feedback