Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs

Products       MAX/MAX II       Stratix/Stratix GX       Nios II     Functionality       Arithmetic       Memory       Bus & I/O       Logic       Interfaces & Peripherals       DSP       Communications       PLL & Clocking     Design Entry       Quartus II Project       Tcl       VHDL       Verilog HDL       C Code Examples       DSP Builder       TimeQuest    On-Chip Debugging     Simulation Tools       Mentor Graphics ModelSim       Cadence NCsim       Synopsys VCS     Legacy Examples       Graphic Editor       AHDL

Home > Support > Design Examples > Cadence NCsim Print This Page Subscribe to Email Cadence NC-Sim Simulation Design Example To get you started quickly on performing simulations with Cadence NC-Sim simulator, Altera offers a design example for use in designs for Altera® devices. The design example in Table 1 demonstrates gate-level timing simulation of Altera devices. The gate-level netlist and the Standard Delay Format (SDF) data for the design are produced from Quartus® II software after design compilation. Gate-level timing simulations of the netlist are performed with Cadence NC-Sim software to ensure that the synthesized netlist passes the functional specifications after the place and route (compilation) of your design. Table 1.Simulation Design Example Simulation Type Design Entry Method Stratix® II Post-Fit Timing Simulation With Cadence NC-Sim Simulator The following icons indicate the entry mode(s) used in the example:  Altera hardware description language (AHDL)   VHDL  MAX+PLUS® II Graphic Editor  Verilog hardware description language (HDL)  Tool command language (Tcl)  Quartus II development tool Related Link Simulation and Verification Resource Center Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Knowledge Database | Devices | Design Software | Intellectual Property | Design Examples | mySupport | Reference Designs  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation