Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs  

 Products
      MAX/MAX II
      Stratix/Stratix GX
      Nios II
  
 Functionality
      Arithmetic
      Memory
      Bus & I/O
      Logic
      Interfaces & Peripherals
      DSP
      Communications
      PLL & Clocking
  
 Design Entry
      Quartus II Project
      Tcl
      VHDL
      Verilog HDL
      C Code Examples
      DSP Builder
      TimeQuest
   On-Chip Debugging
  
 Simulation Tools
      Mentor Graphics ModelSim
      Cadence NCsim
      Synopsys VCS
  
 Legacy Examples
      Graphic Editor
      AHDL
  

MicroC/OS-II Message Box

This application demonstrates the use of MicroC/OS-II Message mailboxes. It also serves as a good starting point for designs using MicroC/OS-II with Nios® II processors. Message mailboxes are generally used to signify the occurrence of an event and/or for inter-task communication. MicroC/OS-II message mailboxes are very similar to message queues and event flags.

The application has three tasks (task1, task2, task3) that post messages to three different message mailboxes (mailbox1, mailbox2 mailbox3). Upon receiving a message, the task increments the value of the message and then passes the new value to the next task through a different message mailbox.

Using This Design Example

To obtain this design example, download a free evaluation version of the Nios II Embedded Design Suite (EDS). This embedded software example is installed with the Nios II EDS in the  <Nios II EDS installation path>/examples/software directory and is available as a Nios II integrated development environment (IDE) project template. The template includes the project settings required to run this design on the supported target hardware configurations. To use this software example, simply create a new C/C++ application project in the IDE and choose the desired project template.

Hardware Requirements

This example requires the following devices to be present in the target hardware design:

  • Joint Test Action Group (JTAG) UART
  • Timer

You can run this software design example on the following Nios II hardware design examples:

Stratix® and Stratix II Design Examples

  • Standard
  • Full Featured

Cyclone® Design Examples

  • Standard
  • Full Featured
  • Low Cost

Related Links

For more information about using this example in your project, go to:


Feedback

Did this information help you?

If not, please log onto mySupport to file a technical request or enhancement.


These Web Site Design Examples may be used within Altera Corporation devices only and remain the property of Altera. They are being provided on an "as-is" basis and as an accommodation, and therefore all warranties, representations, or guarantees of any kind (whether express, implied or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.

  Please Give Us Feedback