Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs  

 Products
      MAX/MAX II
      Stratix/Stratix GX
      Nios II
  
 Functionality
      Arithmetic
      Memory
      Bus & I/O
      Logic
      Interfaces & Peripherals
      DSP
      Communications
      PLL & Clocking
  
 Design Entry
      Quartus II Project
      Tcl
      VHDL
      Verilog HDL
      C Code Examples
      DSP Builder
      TimeQuest
   On-Chip Debugging
  
 Simulation Tools
      Mentor Graphics ModelSim
      Cadence NCsim
      Synopsys VCS
  
 Legacy Examples
      Graphic Editor
      AHDL
  

D/AVE Graphics Accelerator Demo From TES

TES Electronic Solutions

The D/AVE 2D is an Altera® SOPC Builder and VHDL register transfer level (RTL) intellectual property (IP) developed for sophisticated vector-based graphic applications. D/AVE fits perfectly into the requirements of embedded systems.

Feature highlights:

  • High quality anti-aliasing
  • Subpixel accurate rendering
  • Resolutions up to 2048 x 2048
  • Extended rendering primitives supported in hardware (lines, circles, circle rings, triangles, quadrangles, and wedges)
  • 16 blending modes
  • Patterns and gradients with alpha channel on all primitives
  • Textures up to 2048 x 1024
  • Bilinear filtering
  • Render to texture
  • Texture blending
  • No cost hardware clipping
  • Flexible input and output formats for frame buffer and textures
  • Very small core size
  • Easy core integration
  • Fully re-entrant driver

The D/AVE 2D core is available in two different versions. A standard version named D/AVE 2D-TS and a light version named D/AVE 2D-TL. The major difference between the cores is that D/AVE 2D-TL does not support performance counting and is slower in terms of pixel processing. The D/AVE 2D-TS render pipeline produces one pixel per cycle, D/AVE 2D-TL needs four cycles for a pixel.

In the Altera SOPC Builder environment, D/AVE uses the Avalon® bus interface, which is tested on the Cyclone® II, Cyclone III, and Stratix® device families. An AMBA AHB/APB bus interface is also available.

Required Hardware and Software

Nios® II Embedded Evaluation Kit, Cyclone III Edition

Download This Design Example

This design ships with the Nios II Embedded Evaluation Kit, Cyclone III Edition. You can download the design example from the TES website.

Contact TES for support for this design example.

TES D/AVE Demo

Figure 1 shows examples of vector graphics, subpixel processing, and the anti-aliasing functionality of the D/AVE graphics accelerator implemented in a Nios II processor-based system.

Figure 1. Vector Graphics, Subpixel Processing, and Anti-Aliasing Functionality Example

TES D/AVE Demo

Related Links

  Please Give Us Feedback