Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Design Examples   |   mySupport   |   Reference Designs  

 Products
      MAX/MAX II
      Stratix/Stratix GX
      Nios II
  
 Functionality
      Arithmetic
      Memory
      Bus & I/O
      Logic
      Interfaces & Peripherals
      DSP
      Communications
      PLL & Clocking
  
 Design Entry
      Quartus II Project
      Tcl
      VHDL
      Verilog HDL
      C Code Examples
      DSP Builder
      TimeQuest
   On-Chip Debugging
  
 Simulation Tools
      Mentor Graphics ModelSim
      Cadence NCsim
      Synopsys VCS
  
 Legacy Examples
      Graphic Editor
      AHDL
  

Quartus II Design Example: Examples for altpll Megafunction User Guide

The altpll Megafunction User Guide offers two design examples that use the altpll megafunction to:

  • Generate an external differential clock from an enhanced PLL (as shown in Figure 1)
  • Generate and modify internal clock signals (as shown in Figure 2)

The following downloadable projects and files are used in this example:

Figure 1. Completed DDR_CLK.bdf Diagram

Figure 1. Completed DDR_CLK.bdf Diagram

View full image in new window

Figure 2. Completed shift_clk.bdf Diagram

Figure 2. Completed shift_clk.bdf Diagram

View full image in new window

For more information on using this example, go to:

  Please Give Us Feedback